Efar Microsystems 82EC495 (System Controller)
Type
Chipset part
Vendor ID
1055
Device ID
Empty
Actions
Description:
82EC495 System Controller (SYSC)
SYSC monitors two reset sources, RSTl## and RST2#, and generates CPURST and NPRST signals to CPU and coprocessor, respectively. The SYSC Controller contains Burst Line Fill Control Logic. The controller provides 2 DMA Upper Address Latches, Page Mode DRAM Controller, Clock Generation for CPU Processor and AT-Bus, two Noncacheable Address Comparators, CPU Interface Control, Integrated Write-back Cache Controller with Built-in Tag Comparator, Decoupling Refresh for Local DRAM and AT-Bus Memory.
Last updated 2019-04-30T00:00:00Z
No chip specs
0 files available
No drivers available
No documents available
Disclaimer
The info found in this page might not be entirely correct. Check out this guide to learn how you can improve it.