Pentium D
nodeProcess node
65nm
ramL1 cache
Unknown code, 16KB data (ratio 1x)
threadsIMC
None
cpuFeatures
  • AMD64/EM64T
  • Extended MMX
  • MMX
  • NX Bit
  • SSE
  • SSE2
  • SSE3
  • VT-x/AMD-V
actActions

Description:

12'000 uops Instruction trace cache. No normal L1 code cache as found on other processors.

doc 2 documents available
Release date
File
Logs
Release date
File
Logs
Release date
File
Logs

Disclaimer

The info found in this page might not be entirely correct. Check out this guide to learn how you can improve it.