Core 2 Duo (Conroe/Allendale)
nodeProcess node
65nm
ramL1 cache
32KB code (ratio 1x), 32KB data (ratio 1x)
threadsIMC
None
cpuCompatible families
cpuInstruction set
i686 MMX SSSE3 NX Bit VT-x/AMD-V AMD64/EM64T i8086 i286 i386 i486 i586 i487 SSE SSE2 SSE3 Extended MMX
doc 0 documents available

Disclaimer

The info found in this page might not be entirely correct. Check out this guide to learn how you can improve it.