


UMC 286 M/B

USER MANUAL



SPECIFICATION Table of Contents

SPECIFICATION & FEATURES	1
Jumpers Selection & Connector	2
Power Supply Connector	2
External Battery Connector	3
Keylock/Power LED	3
Speaker Connector	3
Low & High Memory Parity Check Selector	4
Wait State Selector	4
Wait State LED Connector	4
Reset Jumper	4
Monitor Selection	4
System Memory Map	5
Dram Type/Size Configuration	5
I/O Address Map	7
I/O Channel Supports	7
System Timers	9
System Interrupts	10
Direct Memory Access	11
Real Time Clock And Nonvolatile Ram	13

SPECIFICATION & FEATURES

- * 80286 10Mhz or 12Mhz CPU
- * 12/16 MHz speed hardware and software selectable
- * Up to 4 MB memory on board
- * 16 MB expandable memory in the protect virtual address mode
- * 2 sockets ROM BIOS
- * 6 I/O expansion slots
- * Socket for 80287 Math Processor
- * CMOS clock and calendar with rechargeable battery
- * 24-bit addressing and 16-bit data path capabilities
- * 16-level interrupts
- * 7-channel DMA (Direct Memory Access)
- * 3-programmable timers
- * Fully PC/AT compatible operation
- * 4 Layers implementation for low noise operation

Jumpers Selection & Connector

JUMPER #	FUNCTION
SW1 [1]	Monitor Selection
JP1	Power Good Selection
JP2	Low Byte Memory Parity Check Selector
JP3	High Byte Memory Parity Check Selector
J17	Reset Jumper
J15	Turbo SW
J16	Turbo LED Connector
J18	Speaker Connector
J19	Key-lock & Power LED Connector
J1	External Battery Connector
SW1 [2,3,4]	Memory Configuration Switch

Power Supply Connector

PIN	ASSIGNMENT	WIRE COLOR
1	Power Good	Orange
2	+ 5V	Red
3	+ 12V	Yellow
4	- 12V	Blue
5	Ground	Black
6	Ground	Black
7	Ground	Black
8	Ground	Black
9	- 5V	White
10	+ 5V	Red
11	+ 5V	Red
12	+ 5V	Red

External Battery Connector [J1]	
PIN	ASSIGNMENT
1	6V DC
2	Not used
3	Ground
4	Ground

[J19] Keylock/Power LED	
PIN	ASSIGNMENT
1	Power LED
2	Not used
3	Ground
4	Keyboard inhibit
5	Ground

Speaker Connector [J18]	
PIN	ASSIGNMENT
1	Data out
2	Not used
3	Ground
4	+ 5V

Low & High Memory Parity Check Selector	
DRAM PARITY ENABLE	DRAM PARITY DISABLE
1 <input checked="" type="checkbox"/> <input type="checkbox"/> 3 JP2	1 <input type="checkbox"/> <input checked="" type="checkbox"/> 3 JP2
1 <input checked="" type="checkbox"/> <input type="checkbox"/> 3 JP3	1 <input type="checkbox"/> <input checked="" type="checkbox"/> 3 JP3
When parity disable, the parity DRAM is not necessary (U25, U26, U15, U16)	

[JP1] Power Good Selector	
External	Internal
PS 1 <input checked="" type="checkbox"/> 2	PG PG 1 <input type="checkbox"/> 2
	O.B.P

TURBO LED Connector [J16]

-LED light connector for TURBO SW.

Reset Jumper [J17]

-The system will be reset, if the jumper is on.

Monitor Selection [SW1 {1}]


-Select OFF for MONO display, ON for COLOR display.

System Memory Map

ADDRESS	FUNCTION
000000-07FFFF	System memory (512K)
080000-09FFFF	System memory (128K)
0AFFFF-08FFFF	Display card buffer (128K)
0C0000-0DFFFF	Expansion ROM (128K)
0E0000-0EFFFF	System usage (64K)
0F0000-0FFFFF	BIOS (64K)
100000-11FFFF	System memory (128K)
120000-15FFFF	System memory (128K)
160000-FDFFFF	Expansion RAM (14870K)
FE0000-FEFFFF	System usage (64K)
FF0000-FFFFFF	BIOS

DRAM TYPE/SIZE CONFIGURATION

SW1[2]	SW1[3]	SW1[4]	BANK0	BANK1	TOTAL
ON	ON	ON	256K	-	512K
OFF	ON	ON	256K	64K	640K
ON	OFF	ON	256K	256K	1MEG
OFF	OFF	ON	1MEGA	-	2MEG
ON	ON	OFF	1MEGA	1MEGA	4MEG



* BANK0 [1.,A.]
BANK1 [2.,B.]

Jumpers & Connectors Location Diagram

I/O Address Map

ADDRESS	DEVICES	USAGE
000-01F	DMA controller 1	System
020-03F	Interrupt controller 1	System
040-05F	Timer	System
060-06F	8042 (Keyboard)	System
070-07F	Real time clock, NMI mask	System
080-09F	DMA page register	System
0A0-0BF	Interrupt controller 2	System
0C0-0DF	DMA controller 2	System
0F0	Clear Math Coprocessor busy	System
0F1	Reset Math Coprocessor	System
0F8-0FF	Math Coprocessor	System
1F0-1F8	Fixed Disk	System
200-207	Game I/O	I/O
278-27F	Parallel printer port 2	I/O
2F8-2FF	Serial port 2	I/O
300-31F	Prototype card	I/O
360-36F	Reserved	I/O
378-37F	Parallel printer port 1	I/O
380-38F	SDLC, bisynchronous 2	I/O
3A0-3AF	Bisynchronous 1	I/O
3B0-3BF	Monochrome display & printer	I/O
3C0-3CF	Reserved	I/O
3D0-3DF	Color/graphic monitor adapter	I/O
3F0-3F7	Floppy diskette controller	I/O
3F8-3FF	Serial Port 1	I/O

I/O Channel Supports:

- I/O address space Hex 100 to Hex 3FF
- 24-bit memory address (16MB)
- Refresh of system memory from channel microprocessors
- Selection of data accesses (either 8 bit or 16 bit)
- Interrupt
- DMA channels
- I/O wait-state generation
- Open-bus structure (allowing multiple microprocessors to share the system's resources, including memory)

I/O Slots Pin Assignment:

8 Bit Slot		16 bit Slot	
GND	B1	GND	D1
RESET DRV	B2	-MEM CS16	D2
+5V DC	B3	-I/O CS16	D3
IRQ2	B4	IRQ16	D4
-5V DC	B5	IRQ11	D5
DRQ2	B6	IRQ12	D6
-12V DC	B7	IRQ15	D7
OVS	B8	IRQ14	D8
+12V DC	B9	-DACK0	D9
GND	B10	DRQ0	D10
-SMEWM	B11	-DACK5	D11
-SMEMR	B12	DRQ5	D12
-IOW	B13	-DACK6	D13
-IOR	B14	DRQ6	D14
-DACK3	B15	-DACK7	D15
DRQ3	B16	DRQ7	D16
-DACK1	B17	+5V DC	D17
DRQ1	B18	-MASTER	D18
-REFRESH	B19	GND	D18
CLK	B20		
IRQ7	B21		
IRQ6	B22		
IRQ5	B23		
IRQ4	B24		
IRQ3	B25		
-DACK2	B26		
T/C	B27		
BALE	B28		
+5V DC	B29		
OSC	B30		
GND	B31		
A1	C1	SBHE	LA23
A2	C2	LA23	LA22
A3	C3	LA22	LA21
A4	C4	LA21	LA20
A5	C5	LA20	LA19
A6	C6	LA19	LA18
A7	C7	LA18	LA17
A8	C8	LA17	-MEMR
A9	C9	-MEMR	-MEMW
A10	C10	-MEMW	SD08
A11	C11	SD08	SD09
A12	C12	SD09	SD10
A13	C13	SD10	SD11
A14	C14	SD11	SD12
A15	C15	SD12	SD13
A16	C16	SD13	SD14
A17	C17	SD14	SD15
A18	C18	SD15	
A19			
A20			
A21			
A22			
A23			
A24			
A25			
A26			
A27			
A28			
A29			
A30			
A31			

8 Bit Slot

16 bit Slot

System Timers The system has 3 programmable timer/counters controlled by 8254 timer/counter. These are channels 0 through 2, defined as follows:

Channel 0	System timer
GATE 0	Tied on
CLK IN 0	1.190 MHz OSC
CLK OUT 0	8259A IRQ

Channel 1	Refresh Request Generator
GATE 1	Tied on
CLK IN 1	1.190 MHz OSC
CLK OUT 1	Request Refresh Cycle

Channel 2	Tone Generation for Speaker
Gate 2	Controlled by bit 0 of port
CLK IN 2	HEX 61 PPI bit
CLK OUT 2	1.190 MHz OSC Used to drive the speaker

System Interrupts 16 levels of system interrupts are provided by the 80286 NMI and two 8259A Interrupt Controller. The following shows the interrupt-level assignments in decreasing Priority:

LEVEL		FUNCTION
Microprocessor NMI Interrupt controllers		Parity or I/O channel check
Ctrl 1	Ctrl 2	
IRQ 0	IRQ 8	Timer output 0
IRQ 1	IRQ 9	Keyboard (output buffer full)
IRQ 2	IRQ 10	Interrupt from CTRL 2
	IRQ 11	Realtime clock interrupt
	IRQ 12	Software redirected to INT OAH
	IRQ 13	Reserved
	IRQ 14	Reserved
	IRQ 15	Reserved
IRQ 3		Coprocessor
IRQ 4		Fixed disk controller
IRQ 5		Reserved
IRQ 6		Serial port 2
IRQ 7		Serial port 1
		Parallel port 2
		Diskette controller
		Parallel port 1

The address for the page register are as follows:

PAGE REGISTER	I/O HEX ADDRESS
DMA channel 0	0087
DMA channel 1	0083
DMA channel 2	0081
DMA channel 3	0082
DMA channel 5	008B
DMA channel 6	0089
DMA channel 7	008A
Refresh	008F

Address generation for the DMA channels is as follows:

For DMA channels 3 through 0

SOURCE	DMA PAGE REGISTERS	8237A
Address	A23-----A16	A15--A0

Note To generate the addressing signal "byte high enable"(BHE) invert address line A0.

For DMA channels 7 through 5

SOURCE	DMA PAGE REGISTERS	8237A
Address	A23-----A17	A16--A1

Note The BHE and A0 addressing signals are forced to a logic 0. DMA channel addresses do not increase or decrease through page boundaries (64KB for channels 0 through 3 and 128KB for channels 5 through 7).

Direct Memory Access 8 DMA channels are supported by the system. Two 8237 DMA controller (four channels in each) are used. DMA channels are assigned as follows:

CTRL 1	CTRL 2
Ch 0 - Space Ch 1 - SDLC Ch 2 - Diskette Ch 3 - Space	Ch 4 - Cascade for CTRL 1 Ch 5 - Space Ch 6 - Space Ch 7 - Space

Channel 0 through 3 are contained in DMA controller 1. Transfers of 8-bit data, 8-bit I/O adapters and 8-bit or 16-bit system memory are supported by these channels. Each of these channels will transfer data in 64KB blocks throughout the 16-megabyte system address space.

Channel 4 through 7 are contained in DMA controller 2. To cascade channels 0 through 3 to the microprocessor, use channel 4. Transfers of 16-bit data between 16-bit adapters and 16-bit system memory are supported by channels 5,6,7. DMA channels 5 through 7 will transfer data in 128KB blocks throughout the 16-megabyte system address space. These channels will not transfer data on odd-byte boundaries.

Real Time Clock And Nonvolatile Ram - The real time clock 146818 and its 64 bytes of RAM information are backed up by 6V DC battery. The internal clock circuitry uses 14 bytes while the rest is allocated to system configuration.

ADDRESS	Real Time Clock & NV Ram Description
00	Seconds
01	Second alarm
02	Minutes
03	Minute alarm
04	Hours
05	Hour alarm
06	Day of week
07	Date of month
08	Month
09	Year
0A	Status Register A
0B	Status Register B
0C	Status Register C
0D	Status Register D
0E	Diagnostic status byte
0F	Shutdown
10	Diskette driver type, A and B
11	Reserved
12	Fixed disk type, C and D
13	Reserved
14	Equipment byte
15	Low base memory
16	High base memory
17	Low expansion memory byte
618	High expansion memory byte
19-2D	Reserved
2E-2F	2 byte CMOS Checksum
30	Low expansion memory byte
31	High expansion memory byte
32	Data century byte
33	Information flags (set during power on)
34-3F	reserved