

PCI-942

INDUSTRIAL SBC - PENTIUM II BASED

TECHNICAL REFERENCE MANUAL VERSION 1.0 March 1998

ref : M942_1-0

NOTE: This manual is for reference purpose only. Reproduction in whole or in part is authorized provided TEKNOR INDUSTRIAL COMPUTERS INC. is cited as the original source.

FOREWORD

The information in this document is provided for reference purposes only. TEKNOR does not assume any liability for the application of information or the use of products described herein.

This document may contain information or refer to products protected by the copyrights or patents of others and does not convey any license under the patent rights of TEKNOR, nor the rights of others.

Printed in Canada. Copyright 1998 by TEKNOR INDUSTRIAL COMPUTERS INC., Boisbriand, Qc J7G 2A7.

READ ME FIRST

EXERCISE CAUTION WHILE REPLACING LITHIUM BATTERY

Danger of explosion if battery is incorrectly replaced.

Replace only with the same or equivalent type recommended by the manufacturer. Dispose of used batteries according to the manufacturer's instructions.

Il y a danger d'explosion s'il y a remplacement incorrect de la batterie.

Remplacer uniquement avec une batterie du même type ou d'un type équivalent recommandé par le constructeur. Mettre au rebut les batteries usagées conformément aux instructions du fabriquant.



ACHTUNG

Explosionsgefahr bei falschem Batteriewechsel.

Verwenden Sie nur die empfohlenen Batterietypen des Herstellers. Entsorgen Sie die verbrauchten Batterien laut Gebrauchsanweisung des Herstellers.



ATENCION

Puede explotar si la pila no este bien reemplazada.

Solo reemplazca la pila con tipas equivalentes segun las instrucciones del manifacturo. Vote las pilas usadas segun las instrucciones del manifacturo.

Read Me First 1

WARNING

Please heed the following warning concering the PCI-942 board:



Connectors' Pin Distribution Has Changed

Compared to previous PCI-9xx SBC boards, such as the PCI-935 and PCI-936, all connectors besides those on the I/O bracket are rotated 180 degrees. The result is that pin 1 is now on the upper right of dual row headers rather than on the lower left, or on the right of single row headers rather than on the left.

Make sure you connect mating connectors properly: Line up pin 1 of the onboard header with pin 1 of the mating connector. Improper connections may cause damage to the board and your devices.

See diagram below which shows the connectors' pin distribution on the board.



IMPORTANT INFORMATION

Before operating your Single Board Computer, please note the following:

Adapter Cables

When connecting Serial Ports, the use of Taïwanese adapter cables is not recommended, since the pinout is often incorrect. The direct crimp design offered by TEKNOR allows the simplest cable assembly. All these cables are available from TEKNOR by contacting the Sales department.

AMIBIOS Boot Sector Virus Protection Limitation

You should not enable the Boot Sector Virus Protection in AMIBIOS Setup when formatting a hard drive.

AMIBIOS Defaults

AMIBIOS Fail Safe and Optimal default values have been provided to give control over the system. However, the values for the AMIBIOS Setup options should be changed only if the user has a full understanding of the timing relationships involved.

Preventing Viruses

TEKNOR INDUSTRIAL COMPUTERS takes every precaution against computer viruses. For your protection, we have *safety sealed* all utility diskettes. If the seal is broken, **do not use the diskette**. Destroy the diskette immediately and contact our Technical Support department for further instructions at (450) 437-5682 (Canada) or at +49 811 / 600 15-0 (Germany).

To safeguard against computer viruses in general, do not freely lend your utility diskettes and regularly perform virus scans on all your computer systems.

Read Me First 3

TABLE OF CONTENTS

READ ME FIRST

PART 1 - PRODUCT DESCRIPTION

| 1. PRODUCT OVERVIEW | 1-1 |
|---|-----|
| 2. FEATURES | 2-1 |
| 3. COMPATIBILITY WITH TEKNOR SBC PRODUCTS | 3-1 |

PART 2 - HARDWARE INSTALLATION & CONNECTIONS

| 4. STATIC ELECTRICITY PRECAUTIONS 4 | -1 |
|--|-------------------|
| 5. UNPACKING | j-1 |
| 6. SETTING JUMPERS6 | j-1 |
| 7. INSTALLING SYSTEM MEMORY7 | '-1 |
| 7.1 168-PIN SOCKETS LOCATION | '-1 '-2 '-5 |
| 8. INSTALLING PCI-942 BOARD IN A BACKPLANE | 3-1 |

i

| 9. INSTALLING & CONNECTING STANDARD I/O DEVICES (KEYBOARD, SPEAKER, RESET, HD LED, MOUSE) | . 9-1 |
|--|---|
| 9.1 P5A COMBO I/O CONNECTION (KEYBOARD, KEYLOCK, SPEAKER, RESET) | . 9-1 9-2 9-3 . 9-4 . 9-6 . 9-6 . 9-6 . 9-7 . 9-7 . 9-7 . 9-8 . 9-8 . 9-9 9-10 |
| 10. INSTALLING & CONNECTING STORAGE DEVICES (FLOPPY, IDE, SCSI) | 10-1 |
| 10.1 P3 FLOPPY CONNECTION | 10-1 <i>10-2</i> 10-4 <i>10-5</i> 10-8 <i>10-9</i> 10-10 |
| 11. INSTALLING & CONNECTING VIDEO | 11-1 |
| 11.1 CRT TYPE JUMPER 11.2 VIDEO CABLE CONNECTION | 11-2 11-2 |
| 12. INSTALLING & CONNECTING OTHER PERIPHERALS (SERIAL, PARALLEL, USB) | 12-1 |
| 12.1 P6 / P7 SERIAL PORT CONNECTION | 12-1 <i>12-2</i> 12-3 <i>12-4</i> <i>12-5</i> 12-8 <i>12-9</i> |

| 13. INSTALLING & CONNECTING ETHERNET | 13-1 |
|--|---|
| 13.1 P16 ETHERNET CONNECTION 13.1.1 P16 ETHERNET CABLE CONNECTION | 13-1 <i>13-</i> 2 |
| 14. INSTALLING SUPERVISOR UTILITIES | 14-1 |
| 14.1 POWER FAIL DETECTION | 14-1 <i>14-1</i> 14-2 TEM 14-3 |
| 15. POWERING UP THE SYSTEM & TROUBLESHOOTING | 15-1 |
| 15.1 POWER SOURCE FOR THE PCI-942 15.2 POWER UP PROCEDURE 15.3 TROUBLESHOOTING | 15-1 15-1 15-1 |

PART 3 - SOFTWARE & ONBOARD UTILITIES

| 16. SOFTWARE SETUP | 16-1 |
|---|-------|
| 16.1 THE AMIBIOS SETUP PROGRAM | |
| 16.1.1 ACCESSING THE AMIBIOS SETUP PROGRAM | 16-2 |
| 16.1.2 USING AMIBIOS SETUP | 16-3 |
| 16.1.3 STANDARD CMOS SETUP | 16-4 |
| 16.1.4 ADVANCED CMOS SETUP | 16-5 |
| 16.1.5 ADVANCED CHIPSET SETUP | 16-7 |
| 16.1.6 POWER MANAGEMENT SETUP | 16-11 |
| 16.1.7 PCI / PLUG AND PLAY SETUP | 16-13 |
| 16.1.8 PERIPHERAL SETUP | 16-15 |
| 16.1.9 AUTO-DETECT HARD DISKS | 16-17 |
| 16.1.10 CHANGE PASSWORDS | 16-18 |
| 16.1.11 LOADING OPTIMAL & FAIL SAFE SETTINGS | 16-22 |
| 16.1.12 SAVING CONFIGURATIONS & EXITING AMIBIOS SETUP | 16-23 |
| 16.2 THE SCSISELECT CONFIGURATION UTILITY | 16-24 |
| 17. INSTALLING DRIVERS | 17-1 |
| 17.1 SCSI DRIVERS | 17-1 |
| 17.2 VIDEO DRIVERS | 17-1 |
| 17.3 ETHERNET DRIVERS | 17-1 |
| 18. UPDATING OR RESTORING BIOS IN FLASH | |

PART 4 - APPENDIXES

| A. BOARD SPECIFICATIONS | A-1 |
|---|--------------------------|
| A.1 ELECTRICAL A.2 MECHANICAL A.3 ENVIRONMENTAL A.4 RELIABILITY | A-1 A-1 A-1 A-1 |
| B. BOARD DIAGRAMS | B-1 |
| B.1 PCI-942 BLOCK DIAGRAM B.2 PCI-942 CONFIGURATION DIAGRAM B.3 PCI-942 MECHANICAL SPECIFICATIONS DIAGRAM | B-1 B-3 B-5 |
| C. CONNECTOR LOCATION & PINOUTS | C-1 |
| C.1 LOCATION OF CONNECTORS ON THE PCI-942 C.2 CONNECTOR PINOUTS | C-1 C-2 |
| D. LIST OF APPROVED VENDORS | D-1 |
| D.1 RECOMMENDED DRAM DEVICES D.2 INTERFACE CONNECTORS | D-1 D-2 |
| Е. І/О МАР | E-1 |
| F. MEMORY MAP | F-1 |
| G. IRQ LINES | G-1 |
| H. DMA CHANNELS | H-1 |
| I. BIOS SETUP ERROR CODES | I-1 |
| I.1 BEEP CODES I.2 ERROR MESSAGES I.3 POST CODES | I-2 I-3 I-6 |
| | |

GETTING HELP



PRODUCT DESCRIPTION

- 1. **PRODUCT OVERVIEW**
- 2. FEATURES
- 3. COMPATIBILITY WITH TEKNOR SBC PRODUCTS



1. PRODUCT OVERVIEW

The PCI-942 PCI-ISA single board computer features a flush-mounted Intel Pentium II (Slot 1) processor, the Intel 440LX chipset and the Cirrus Logic GD5465 Accelerated Graphics Port (AGP) video interface.

The PCI-942 board provides a flush-mounted design that allows you to use all your ISA backplane slots (whether or not all your PCI slots can be used will depend on your particular PICMG PCI-ISA backplane). Flush-mounting withstands higher shocks and vibration and has better thermal characteristics than the usual edge mounted design.

AGP video interfaces are designed to off-load the PCI bus by allowing graphics data to move directly from system memory.

This high performance SBC plugs into a PICMG PCI-ISA passive backplane and provides 100% PC compatibility for system expansion slots.

The SBC and backplane assembly is used as a substitute for the standard PC motherboard, and in general includes all of the standard interfaces and peripherals that are normally included in a top of the line PC. This compact solution allows an industrial user the possibility of designing a system that uses standard x86 software and peripherals, but in an industrial environment where reliability, integration and service are of major concern.

The full-featured PCI-942 provides 2MB Rambus video DRAM, up to 256MB SDRAM or 512MB EDO DRAM (two 168-pin DIMM sockets), 512KB L2 cache, floppy controller, dual EIDE (Ultra DMA/33) interface, PCI Ultra Wide SCSI controller, PCI 10Base-T/100Base-T Ethernet controller, USB 1.0 interface (two ports supported with optional cable/assembly bracket), two serial ports, parallel port, speaker port, mouse port and keyboard port.

2. FEATURES

The PCI-942 includes the following features:

- **Microprocessor Support:** The Intel Pentium II processor at 233, 266, 300 and 333 MHz (maximum internal CPU clock speeds).
- Chipset: The Intel Pentium II 440LX chipset with PCI bandwidth greater than 100MB/second.
- Internal Secondary Cache: 512 KB, 64-bit wide, non-blocking.
- System Memory :
 - Two vertical 168-pin DIMM sockets support SDRAM (Synchronous DRAM) memory configurations from 8 to 256 MB and EDO (Extended Data Out) DRAM from 8 to 512 MB.
 - Uses 3.3V, single-sided or double-sided 168-pin DIMMs.
 - Supports 8MB, 16MB, 32MB, 64MB, 128MB and 256MB (EDO only) DIMM modules (64-bit and 72-bit).
 - Error Checking and Correction (ECC) and parity supported with 72-bit modules.
- Floppy Interface: Supports two floppy disk drives from 360KB to 2.88MB.
- Enhanced IDE Ultra DMA/33 Interface: Can drive up to four type 4 enhanced IDE devices. Supports synchronous DMA mode and transfer rates up to 33MB per second.
- **PCI SCSI Interface:** PCI Ultra Wide SCSI controller Adaptec AIC-7880 supports data transfers up to 40MB per second and bursts data to the host at full PCI speeds. Active termination provided with terminator voltage protected by self-resetting fuses. A SCSISelect Configuration Utility is available. Software drivers are supported for the most popular operating systems.
- **PCI Ethernet Interface:** Supports 10Base-T and 100Base-T Ethernet interface options via an RJ-45 connector on the board's I/O bracket. The port supports two operational modes (MII and SYM modes) and is capable of functioning in a full-duplex environment for the MII/SYM and 10Base-T port. TX and RX LED indicators are supported on the I/O bracket. Software drivers are supported for the most popular operating systems.
- Bus Support:
 - ISA Bus (IEEE P966 Specification).
 - PCI Local Bus Specification, Revision 2.1: supports five PCI Bus masters, pipelined snoop ahead feature and improved PCI to DRAM write-back policy. Concurrent PCI maximizes system performance with simultaneous CPU, PCI and AGP Bus activities. It includes multitransaction timing, enhanced write performance, a passive release mechanism and support for PCI 2.1 compliant delayed transactions. The PCI Local Bus interface to the backplane is compliant with the PCI Industrial Computer Manufacturers Group (PICMG) 2.0 Specification.

- AGP Super VGA Interface : The video system includes t he Cirrus Logic GD5465 CRT video controller with 2 MB video memory (Rambus DRAM) . The controller is an Accelarated Graphics Port (AGP) device with both 3D and 2D capabilities. The interface supports pixel resolutions up to 1280 x 1024 non-interlaced and 16.8 million colors at resolutions up to 1024 x 768. The onboard Rambus memory provides a high-bandwidth solution and supports 500MB per second data transfers. Software drivers for enhanced performance and resolution are available for the most popular operating systems.
- Serial Ports: Supports two RS-232 serial ports, 16C550 compatible with internal 16byte FIFO buffers for more efficient data transfers.
- Parallel Port: Supports multiple modes (Standard, EPP and ECP).
- Universal Serial Bus (USB): Supports two USB 1.0 ports (optional cable/assembly bracket available from TEKNOR) with serial transfers at 12 or 1.5Mbit per second. The USB is an interface allowing for connectivity to many standard PC peripherals via an external port.
- **I/O Ports:** AT keyboard, PS/2 mouse, and speaker. Keyboard voltage and mouse voltage are protected with self-resetting fuses.
- **Watchdog Timer:** The software controlled watchdog timer monitors system activity and generates a reset pulse in the event of a time-out.
- **Power Fail Detection:** A hardware reset is issued when the onboard +5V voltage drops below 4.75V. Also, when JU15 is jumpered, a reset is generated whenever the backplane's +3.3V voltage drops below tolerance.
- Hardware Monitoring System: A system hardware circuit monitors all system voltages, ambient temperature and fan speeds. Based on National Semiconductor's LM80 and LM75.
- **Battery:** A built-in lithium battery is provided, for ten years of data retention for CMOS memory.
- Operating Systems : Supports all operating systems developed for x86 and Pentium processors: DOS, Windows 3.1, OS/2, Windows 95, Windows NT, UNIX, QNX, Novell 4.10, etc.
- Boot Block Flash BIOS: The boot block flash device contains all the board's BIOSs and it is used for storing the nonvolatile configuration required for Plug and Play. Protected boot block section allows for reprogramming of BIOS. The BIOS may be upgraded by following the procedure detailed in Section 18. The main BIOS is a Hi-Flex AMIBIOS with built-in advanced CMOS setup for system parameters, peripheral management for configuring onboard peripherals, PCI-to-PCI bridge support and PCI interrupt steering.
- Shadow RAM Support: Increases system speed and performance.

3. COMPATIBILITY WITH TEKNOR SBC PRODUCTS

The PCI-942 board has the same form factor as the full size PCI-ISA SBC boards from TEKNOR.

New features include the Intel Pentium II processor, Intel 440LX chipset, SDRAM/EDO DIMM support, Ultra DMA/33 EIDE interface and AGP Super VGA interface.

PCI SCSI is also supported on the PCI-933, PCI-935 and PCI-936, however not with the same chip as the one found on the PCI-942. Similarly PCI Ethernet 10Base-T/100Base-T is supported on the PCI-936, but with another chip.

Like the PCI-935, the PCI-942 does not support flat panels and comes with Rambus video DRAM. Like the PCI-933, the PCI-942 does not support user Flash.



HARDWARE INSTALLATION & CONNECTIONS

- 4. STATIC ELECTRICITY PRECAUTIONS
- 5. UNPACKING
- 6. SETTING JUMPERS
- 7. INSTALLING SYSTEM MEMORY
- 8. INSTALLING PCI-942 BOARD IN A BACKPLANE
- 9. INSTALLING & CONNECTING STANDARD I/O DEVICES (KEYBOARD, SPEAK ER, RESET, HD LED, MOUSE)
- 10. INSTALLING & CONNECTING STORAGE DEVICES (FLOPPY, IDE, SCSI)
- 11. INSTALLING & CONNECTING VIDEO
- 12. INSTALLING & CONNECTING OTHER PERIPHERALS (SERIAL, PARALLEL, USB)
- 13. INSTALLING & CONNECTING ETHERNET
- 14. INSTALLING SUPERVISOR UTILITIES
- 15. POWERING UP THE SYSTEM & TROUBLESHOOTING



4. STATIC ELECTRICITY PRECAUTIONS

Since static electricity can damage a board, the following precautions should be taken whenever you handle the PCI-942:

- Keep the board in its antistatic package, until you are ready to install it.
- Touch a grounded surface before removing the board from its package or wear a grounding wrist strap; this will discharge any static electricity that may have built up on your body.
- Handle the board by the edges.

5. UNPACKING

Follow these recommendations while unpacking:

- Observe the Static Electricity Precautions (Section 4).
- After opening the box, save it and the packing material for possible future shipment.
- Remove the board from its antistatic wrapping and place it on a grounded surface.

Inspect the board for damage. If there is any damage, or items are missing, notify TEKNOR immediately.

6. SETTING JUMPERS

Diagram 6-1 shows the jumper locations on the PCI-942 board. On this diagram, jumpers appear as rectangular boxes containing small circles which represent the pins. The jumpers are numbered on the diagram, as well as on the board.

The jumpers are shown with default settings (the black strips over the pins indicate that those pins are shorted by jumper caps).



DIAGRAM 6-1: Jumper Locations With Default Settings

Tables 6-1 and 6-2 on the following pages show all jumper settings (default settings are indicated with an *).

When you want to install jumper JU12 - CMOS Clear - or JU8 - Password Clear, we suggest you temporarily use the jumper cap on JU7 - Combo I/O Speaker Connect.

PCI-942 Technical Reference Manual

TABLE 6-1: Jumper Settings: JU7 - JU13, JU15

| NAME | FUNCTION | CONFIGURATION (INITIAL SETTING: *) |
|-------------------|---------------------------------------|---|
| JU7 | Combo I/O (P5A) Speaker Connect | Connect speaker data signal to P5A connector: pin 8 * Disconnect speaker data signal to P5A connector: pin 8 |
| 8UL | Password Clear | JU8 Password reset to null password during power up JU8 O O Normal operation * |
| JU9 | CRT Type Select | JU9 JU9 JU9 Color CRT * |
| JU10 & JU11 | System Flash ROM Operational Modes | Write Protect Write Protect Program All (Boot Block & Main Block) Write Protect |
| JU12 | CMOS Clear | JU12 Clear CMOS JU12 Normal operation * (After clearing CMOS, this setting means that CMOS will be loaded with BIOS defaults) |
| JU13 | SCSI Termination Enable | JU13 Disable onboard active termination for the SCSI interface JU13 O O Enable active termination * |
| JU15 | Monitoring 3.3V from Backplane | JU15 Enable (Reset generated if 3.3V goes below tolerance) JU15 Disable * OO (Set to disable if 3.3V not supplied to backplane) |

FUNCTION NAME CONFIGURATION (INITIAL SETTING: *) JU16 Watchdog Timer JU16 Normal reset operation * JU16 Watchdog Timer operation JU17 Interrupt 12 JU17 (IRQ12) Select IRQ12 dedicated to the PS/2 mouse * JU17 OO IRQ12 available for system use JU1**8** Combo I/O (P5A) 81U Connect reset data signal Reset Connect to P5A connector: pin 1 * **<u>8</u>**0 Disconnect reset data signal ΞÖ to P5A connector: pin 1 CPU Speed W3 0 0 €2 ¥5 CPU Speed: CPU Speed: & Jum**pe**rs 233MHz 2**66**MHz W5 & Synthetizer Synthetizer W6 Ю Frequency: Frequency: °≷ N **66**MHz Ĩ N **66**MHz _____ ∩_{2 0 0 0 CPU Speed: CPU Speed: 300MHz 333MHz Synthetizer Synthetizer Frequency: Frequency: °∑ N 66MHz **66**MHz

TABLE 6-2: Jumper Settings: JU16 - JU18, W3, W5 - W6

6-3

7. INSTALLING SYSTEM MEMORY

7.1 168-PIN SOCKETS LOCATION

The location of the two 168-pin vertical DIMM (Dual In-line Memory Module) sockets appears on Diagram 7-1 and they are labeled Bank 1 and Bank 0.

DIAGRAM 7-1: DIMM Sockets Location



PCI-942 Technical Reference Manual

7.2 SUPPORTED SYSTEM MEMORY CONFIGURATIONS

The DRAM interface is a 64/72-bit path that supports up to 256MB of Synchronous DRAM (SDRAM) or up to 512MB of Extended Data Out (EDO) memory. Memory can be installed in one or both DIMM sockets. The System BIOS automatically detects memory type, size and speed and these characteristics can vary between sockets. The following SDRAM and EDO DIMM modules are supported: 8MB (1Mx64 or 1Mx72), 16MB (2Mx64 or 2Mx72), 32MB (4Mx64 or 4Mx72), 64MB (8Mx64 or 8Mx72) and 128MB (16Mx64 or 16Mx72); additionaly 256MB (32Mx64 or 32Mx72) EDO DRAM DIMM modules are supported.

The PCI-942 supports the following DIMMs:

- 3.3V only, single-sided or double-sided, must have gold fingers.
- Synchronous DRAM (SDRAM) and Extended Data Out (EDO).
- Unbuffered 4-clock 100MHz (SDRAM); 60ns (EDO).
- Serial Presence Detect (SPD) EPROM.
- 64-bit and 72-bit DIMMs.
- Error Checking and Correction (ECC) or parity bit, with 72-bit DIMMs.
- JEDEC MO-161 compliant.

| SYSTEM MEMORY | BANK 0 | BANK 1 |
|---------------|-----------------|-----------------|
| 8MB | 8MB (1Mx64/72) | - |
| 8MB | - | 8MB (12Mx64/72) |
| 16MB | 8MB (1Mx64/72) | 8MB (1Mx64/72) |
| 16MB | 16MB (2Mx64/72) | - |
| 16MB | - | 16MB (2Mx64/72) |
| 24MB | 8MB (1Mx64/72) | 16MB (2Mx64/72) |
| 24MB | 16MB (2Mx64/72) | 8MB (1Mx64/72) |
| 32MB | 16MB (2Mx64/72) | 16MB (2Mx64/72) |
| 32MB | 32MB (4Mx64/72) | - |
| 32MB | - | 32MB (4Mx64/72) |
| 40MB | 8MB (1Mx64/72) | 32MB (4Mx64/72) |
| 40MB | 32MB (4Mx64/72) | 8MB (1Mx64/72) |
| 48MB | 16MB (2Mx64/72) | 32MB (4Mx64/72) |
| 48MB | 32MB (4Mx64/72) | 16MB (2Mx64/72) |

TABLE 7-1: PCI-942 System Memory Configuration: 8MB - 512MB

| SYSTEM MEMORY | BANK 0 | BANK 1 |
|---------------|----------------------------|----------------------------|
| 64MB | - | 64MB (8Mx64/72) |
| 64MB | 64MB (8Mx64/72) | - |
| 64MB | 32MB (4Mx64/72) | 32MB (4Mx64/72) |
| 72MB | 8MB (1Mx64/72) | 64MB (8Mx64/72) |
| 72MB | 64MB (8Mx64/72) | 8MB (1Mx64/72) |
| 80MB | 16MB (2Mx64/72) | 64MB (8Mx64/72) |
| 80MB | 64MB (8Mx64/72) | 16MB (2Mx64/72) |
| 96MB | 32MB (4Mx64/72) | 64MB (8Mx64/72) |
| 96MB | 64MB (8Mx64/72) | 32MB (4Mx64/72) |
| 128MB | 64MB (8Mx64/72) | 64MB (8Mx64/72) |
| 128MB | - | 128MB (16Mx64/72) |
| 128MB | 128MB (16Mx64/72) | - |
| 136MB | 8MB (1Mx64/72) | 128MB (16Mx64/72) |
| 136MB | 128MB (16Mx64/72) | 8MB (1Mx64/72) |
| 144MB | 16MB (2Mx64/72) | 128MB (16Mx64/72) |
| 144MB | 128MB (16Mx64/72) | 16MB (2Mx64/72) |
| 160MB | 32MB (4Mx64/72) | 128MB (16Mx64/72) |
| 160MB | 128MB (16Mx64/72) | 32MB (4Mx64/72) |
| 192MB | 64MB (8Mx64/72) | 128MB (16Mx64/72) |
| 192MB | 128MB (16Mx64/72) | 64MB (8Mx64/72) |
| 256MB | - | 256MB (64Mx64/72) EDO only |
| 256MB | 256MB (64Mx64/72) EDO only | - |
| 256MB | 128MB (16Mx64/72) | 128MB (16Mx64/72) |
| 264MB | 256MB (64Mx64/72) EDO only | 8MB (1Mx64/72) |
| 264MB | 8MB (1Mx64/72) | 256MB (64Mx64/72) EDO only |
| 272MB | 256MB (64Mx64/72) EDO only | 16MB (2Mx64/72) |
| 272MB | 16MB (2Mx64/72) | 256MB (64Mx64/72) EDO only |
| 288MB | 256MB (64Mx64/72) EDO only | 32MB (4Mx64/72) |
| 288MB | 32MB (4Mx64/72) | 256MB (64Mx64/72) EDO only |
| 320MB | 256MB (64Mx64/72) EDO only | 64MB (8Mx64/72) |
| 320MB | 64MB (8Mx64/72) | 256MB (64Mx64/72) EDO only |
| 384MB | 256MB (64Mx64/72) EDO only | 128MB (16Mx64/72) |
| 384MB | 128MB (16Mx64/72) | 256MB (64Mx64/72) EDO only |
| 512MB | 256MB (64Mx64/72) EDO only | 256MB (64Mx64/72) EDO only |

 TABLE 7-1:
 PCI-942 System Memory Configuration:
 8MB - 512MB (Continued)

Consult Table 7-2 to see examples of recommended DIMM devices on the PCI-942. Many other models are available and function equally well. Users are encouraged to check with their local distributors for comparable substitutes.

| DIMM | VENDOR | PART NUMBER |
|---|--------------------|---------------|
| 2M*72 (ED0) 16MB modules (SPD EPROM, ECC) | ROCKY MOUNTAIN RAM | 2x72CEQ |
| 4M*72 (SDRAM) 32MB modules | ROCKY MOUNTAIN RAM | 4x72CQ2x8S4E |
| 4M*72 (ED0) 32MB modules (SPD EPROM, ECC) | ROCKY MOUNTAIN RAM | 4x72CEQ |
| 8M*72 (ED0) 64MB modules (SPD EPROM, ECC) | ROCKY MOUNTAIN RAM | 8x72CEQ |
| 16M*72 (SDRAM) 128MB modules | ROCKY MOUNTAIN RAM | 16x72CQ8x8S4E |
| 16M*72 (ED0) 128MB modules (SPD EPROM, ECC) | ROCKY MOUNTAIN RAM | 16x72CEQ |

TABLE 7-2: Recommended DIMM Devices

7.3 DIMM INSTALLATION

When you are ready to install the DIMMs in the sockets, follow the steps outlined below:

- 1. With the board flat on the table, turn it so that the sockets are at the end of the board farthest from you.
- 2. Hold the module vertically and turn it so that one of the two bottom connector keys is on the right. Insert the connector into the socket (Bank 0 or Bank 1, depending on the configuration chosen see Table 7-1), aligning the keys on the module with the socket's key inserts.
- 3. Snap the retaining clips on each side of the socket to a vertical position to lock the module into place. Repeat steps 2 and 3 if you are populating the other socket.

To remove a DIMM from a socket, pull on the retaining clips situated on each side of the socket, to release the module. Pull the module upward to remove.

8. INSTALLING PCI-942 BOARD IN A BACKPLANE

The PCI-942 will work on any PCI-ISA passive backplane, provided it complies with the PCI INDUSTRIAL COMPUTER MANUFACTURERS GROUP (PICMG), Revision 2.0 specification. For example, the board may be installed on the PCI-950 PCI-ISA passive backplane from TEKNOR: This backplane has three PCI slots, five ISA slots and one PCI-ISA connector where you can insert the PCI-942.

Since the PCI-942 is also fully IBM AT compatible, it can also be installed on any standard ISA passive backplane, if PCI expansion slots are not needed.

9. INSTALLING & CONNEC TING STANDARD I/O DEVICES (KEYBOARD, SPEAKER, RESET, HD LED, MOUSE)

In this Section, we will look at how to make the following basic I/O connections on the PCI-942 board: keyboard and keylock, speaker, reset button, hard disk LED and PS/2 mouse.

9.1 P5A COMBO I/O CONNECTION (KEYBOARD, KEYLOCK, SPEAKER, RESET)

The P5A header allows connections for the standard AT keyboard, keylock interface, speaker port and reset button.

NOTE

The keyboard, keylock, speaker and reset also have individual connectors on the PCI-942. You cannot use both the P5A combo I/O connector and the following individual connectors: P4 keyboard, P4A keyboard, P2 keylock, P5 speaker and P10 reset.

The P5A combo I/O connector is an 8-pin single row header. Its location appears below in Diagram 9-1.



DIAGRAM 9-1: P5A Combo I/O Connector Location

9.1.1 COMBO I/O JUMPERS

The following jumpers are related to the P5A combo I/O connector: JU7 Combo I/O Speaker Connect and JU18 Combo I/O Reset Connect. JU7 and JU18 jumper settings appear below (* = initial settings):



If you use the P5A combo I/O connectors, you need to short jumper JU7 to connect the reset data signal to pin 1of P5A and short jumper JU18 to connect the speaker data signal to pin 8 of P5A.

9.1.2 P5A COMBO I/O CABLE CONNECTION

The cable needed for the P5A combo I/O header is an 8-pin flat ribbon cable.

You may want to create your own cable. The following are recommended for the mating connector:

Molex 09-50-3081 (connector), Molex 08-050-0114 (crimp).

The pinout for the P5A combo I/O header appears below in Table 9-1.

| Pin Number | Signal Flow | Signal |
|------------|-------------|---------------|
| 1 | Ι | RESET |
| 2 | - | GND |
| 3 | - | Not Connected |
| 4 | I/O | KBD CLOCK |
| 5 | I/O | KBD DATA |
| 6 | Ι | KBD LOCK DATA |
| 7 | - | KBD POWER |
| | | (+5V fused) |
| 8 | 0 | SPEAKER DATA |

TABLE 9-1: Combo I/O Header (P5A) - Pinout

9.2 P4 / P4A KEYBOARD & P2 KEYLOCK CONNECTIONS

The P4 keyboard connector is a 6-pin mini DIN connector (PS/2 keyboard) located on the board's I/O bracket. The P4A keyboard header and the P2 keylock header are both 5-pin single row headers. The location of these connectors appears below in Diagram 9-2.



DIAGRAM 9-2: P4 / P4A Keyboard & P2 Keylock Connector Location

9.2.1 P4 / P4A KEYBOARD & P2 KEYLOCK CABLE CONNECTIONS

9.2.1.1 P4 PS/2 Keyboard

If you use the P4 keyboard mini DIN connector on the I/O bracket, no additional cabling is needed. Simply connect your PS/2 keyboard cable to the P4 connector.

The pinout for the P4 keyboard connector appears below in Table 9-2.

| Pin Number | Signal Flow | Signal |
|------------|-------------|--------------------------|
| 1 | I/O | KBD DATA |
| 2 | - | Reserved |
| 3 | - | GND |
| 4 | - | KBD POWER (+5V fused) |
| 5 | I/O | KBC CLOCK |
| 6 | - | Reserved |

TABLE 9-2: PS/2 Keyboard Connector (P4) - Pinout

9.2.1.2 P4A Keyboard Header

If you use the P4A keyboard header, a 5-pin flat ribbon cable with mating connector is needed. It is available from TEKNOR: part number 150-3535-00.

You may want to create your own cable for the P4A keyboard header. The following are recommended for the mating connector:

Leoco 2530 S050013 (connector), Leoco 2533 TCB00A0 (crimp).

The pinout for the P4A keyboard header appears below in Table 9-3.

| Pin Number | Signal Flow | Signal |
|------------|-------------|--------------------------|
| 1 | I/O | KBC CLOCK |
| 2 | I/O | KBD DATA |
| 3 | - | KEY (Not Connected) |
| 4 | - | KBD GND |
| 5 | - | KBD POWER (+5V fused) |

TABLE 9-3: Keyboard Header (P4A) - Pinout

9.2.1.3 P2 Keylock Header

If you use the P2 keylock header, a 5-pin flat ribbon cable with mating connector is needed.

You may want to create your own cable for the P2 keylock header. The following are recommended for the mating connector:

Leoco 2530 S050013 (connector), Leoco 2533 TCB00A0 (crimp).

The pinout for the P2 keylock header appears below in Table 9-4.

| Pin Number | Signal Flow | Signal |
|------------|-------------|------------------------|
| 1 | - | LED POWER |
| 2 | - | KEY (Not Connected) |
| 3 | - | GND |
| 4 | Ι | KEYLOCK DATA |
| 5 | - | GND |

TABLE 9-4: Keylock Header (P2) - Pinout

9.3 P5 SPEAKER CONNECTION

The P5 speaker connector is an 8-pin single row header. Its location appears below in Diagram 9-3.

DIAGRAM 9-3: P5 Speaker Connector Location



9.3.1 P5 SPEAKER CABLE CONNECTION

The cable needed for the P5 speaker header is a 4-pin flat ribbon cable with mating connector.

You may want to create your own cable. The following are recommended for the mating connector:

Molex 22-01-3047 (connector), Molex 08-50-0114 (crimp).

The pinout for the P5 speaker header appears below in Table 9-5.

| Pin Number | Signal Flow | Signal |
|------------|-------------|------------------------|
| 1 | 0 | SPEAKER DATA |
| 2 | - | KEY (Not Connected) |
| 3 | - | GND |
| 4 | - | +5V |

TABLE 9-5: Speaker Header (P5) - Pinout

9.4 P10 RESET BUTTON CONNECTION

The P10 external reset connector is a 2-pin single row header. Its location appears below in Diagram 9-4.

DIAGRAM 9-4: P10 External Reset Connector Location



9.4.1 P10 EXTERNAL RESET CABLE CONNECTION

The cable needed for the P10 reset header is a 2-pin flat ribbon cable with mating connector.

You may want to create your own cable. The following are recommended for the mating connector:

Leoco 2530 S020013 (housing), Leoco 2533 TCB00A0 (crimp).

Molex 22-01-3027 (housing), Molex 08-050-0114 (crimp).

The pinout for the P10 external reset header appears below in Table 9-6.

| TABLE 9-6: External Reset Header | (P10 |) - Pinout |
|----------------------------------|------|------------|
|----------------------------------|------|------------|

| Pin Number | Signal Flow | Signal |
|------------|-------------|------------|
| 1 | Ι | EXT RESET* |
| 2 | - | GND |

* Active low signal

PCI-942 Technical Reference Manual

9.5 P12 HARD DISK LED CONNECTION

The P12 hard disk LED connector is a 4-pin single row header. Its location appears below in Diagram 9-5.

DIAGRAM 9-5: P12 Hard Disk LED Connector Location



9.5.1 P12 HARD DISK LED CABLE CONNECTION

The cable needed for the P12 hard disk LED header is a 4-pin flat ribbon cable with mating connector.

You may want to create your own cable. The following are recommended for the mating connector:

Molex 22-01-3047 (connector), Molex 08-50-0114 (crimp).

The pinout for the P12 hard disk LED header appears below in Table 9-7.

| Pin Number | Signal Flow | Signal |
|------------|-------------|-------------|
| 1 | - | +5V Pull-up |
| 2 | 0 | HD LED |
| 3 | 0 | HD LED |
| 4 | - | +5V Pull-up |

TABLE 9-7: Hard Drive LED Header (P12) - Pinout

9.6 P9 / P9A PS/2 MOUSE CONNECTION

The P9 PS/2 mouse connector is a 6-pin mini DIN. The P9A PS/2 mouse header is a 6-pin single row header. The location of these connectors appears below in Diagram 9-6.

DIAGRAM 9-6: P9 & P9A PS/2 Mouse Connector Location



9.6.1 PS/2 MOUSE JUMPER

Prior to connecting a PS/2 mouse, configure jumper JU17, as shown below (* = initial setting).

JU17

JU17 Interrupt 12 JU17 (IRQ12) Select II

IRQ12 dedicated to the PS/2 mouse *

OO IRQ12 available for system use

NOTE

The JU17 jumper must be installed to use a PS/2 mouse on the PCI-942 board.

9.6.2 P9 & P9A PS/2 MOUSE CABLE CONNECTIONS

9.6.2.1 P9 PS/2 Mouse Connector

If you use the P9 mini DIN connector on the I/O bracket, no additional cabling is needed. Simply connect your PS/2 mouse cable to the P9 connector.

The pinout for the P9 PS/2 mouse connector appears below in Table 9-8.

TABLE 9-8: PS/2 Mouse Connector (P9) - Pinout

| Pin Number | Signal Flow | Signal |
|------------|-------------|--------------------------|
| 1 | I/O | MOUSE DATA |
| 2 | - | Reserved |
| 3 | - | GND |
| 4 | - | KBD POWER (+5V fused) |
| 5 | I/O | MOUSE CLOCK |
| 6 | - | Reserved |

9.6.2.2 P9A Mouse Header

If you use the P9A PS/2 mouse header, a 6-pin flat ribbon cable with mating connector is needed. It is available from TEKNOR: part number 150-3555-00. This cable also includes a serial DB-9 connector on a bracket.

You may want to create your own cable for the P9A mouse header. The following are recommended for the mating connector:

Molex 90331-0002 (connector), Molex 08-50-0114 (crimp).

The pinout for the P9A PS/2 mouse header appears below in Table 9-9.

| Pin Number | Signal Flow | Signal |
|------------|-------------|--------------------------|
| 1 | I/O | MOUSE DATA |
| 2 | - | Reserved |
| 3 | - | KBD GND |
| 4 | - | KBD POWER (+5V fused) |
| 5 | I/O | MOUSE CLOCK |
| 6 | - | Reserved |

TABLE 9-9: Mouse Header (P4A) - Pinout
10. INSTALLING & CONNECTING STORAGE DEVICES (FLOPPY, IDE, SCSI)

10.1 P3 FLOPPY CONNECTION

The P3 floppy drive connector is a 34-pin dual row header. Its location appears below in Diagram 10-1.





NOTE

When all the hardware connections are completed on the PCI-942, you will need to setup onboard controllers and installed devices by software. For the floppy controller and devices, software setup includes:

- 1. Ensuring that the onboard floppy controller is enabled in AMIBIOS Peripheral Setup (described in section 16.1.8). By default, the onboard floppy is automatically enabled by the BIOS (Auto setting). The Auto setting will first search the ISA bus for an offboard floppy controller and if it finds one, it will enable it.
- 2. Other AMIBIOS Setup for the floppy drives includes defining the floppy type in the Standard CMOS Setup (described in section 16.1.3) and setting the floppy access control in the Advanced CMOS Setup (described in section 16.1.4).

PCI-942 Technical Reference Manual

10.1.1 P3 FLOPPY CABLE CONNECTION

The installation of the floppy drives is done via a standard IBM 34 -pin flat ribbon cable. This cable allows the installation of two floppy devices on the P3 header.

An 18" floppy disk cable is available from TEKNOR: part number 150-051.

Diagram 10-2 shows a floppy disk cable with the floppy 1 and floppy 0 mating connectors. Note that wire 10 to wire 16 are twisted between the floppy 1 and floppy 0 connectors.



DIAGRAM 10-2: Floppy Disk Cable

You may want to create your own cable for the P3 floppy header. The following are recommended for the mating connectors:

Amp 746285-8 [optional strain relief: 499252-6], Robinson Nugent IDS-C34PK-TG, Thomas & Betts 622-3430 [optional strain relief: 622-3441]. (34-pin flat cable connector). The pinout for the P3 floppy connector appears below in Table 10-1.

| Pin Number | Signal Flow | Signal | Pin Number | Signal Flow | Signal |
|---------------|----------------|--------|---------------|----------------|-------------------|
| 1 | - | GND | 2 | 0 | DRV DENS. SEL. 0* |
| 3 | - | GND | 4 | - | Not Connected |
| 5 | - | GND | 6 | - | Not Connected |
| 7 | - | GND | 8 | Ι | INDEX* |
| 9 | - | GND | 10 | 0 | MOTOR ON 0,1* |
| 11 | - | GND | 12 | 0 | DRIVE SELECT B* |
| 13 | - | GND | 14 | 0 | DRIVE SELECT A* |
| 15 | - | GND | 16 | 0 | MOTOR ON 2* |
| 17 | - | GND | 18 | 0 | DIR CONTROL* |
| 19 | - | GND | 20 | 0 | STEP* |
| 21 | - | GND | 22 | 0 | WRITE DATA* |
| 23 | - | GND | 24 | 0 | WRITE ENABLE* |
| 25 | - | GND | 26 | Ι | TRACK 0* |
| 27 | - | GND | 28 | Ι | WRITE PROTECT* |
| 29 | - | GND | 30 | Ι | READ DATA* |
| 31 | - | GND | 32 | 0 | HEAD SELECT* |
| 33 | - | GND | 34 | Ι | DSKCHG* |

TABLE 10-1: Floppy Drive Connector (P3) - Pinout

* Active low signal

PCI-942 Technical Reference Manual

10.2 P11 & P11A IDE HARD DISK CONNECTIONS

The P11 primary IDE hard drive connector and the P11A secondary IDE hard drive connector are both 40-pin dual row headers. The location of the P11 and P11A connectors appears below in Diagram 10-3.

DIAGRAM 10-3: Enhanced IDE Connectors (P11, P11A) Location



NOTE

When all the hardware connections are completed on the PCI-942, you will need to setup the installed devices by software. For the IDE hard disks, software setup includes:

- 1. Configuring the disks with the AMIBIOS Standard CMOS Setup (explained in section 16.1.3) or by performing a hard disk auto-detect from the AMIBIOS Main Menu (explained in section 16.1.9).
- 2. Selecting the onboard IDE channels in the AMIBIOS Peripheral Setup (explained in section 16.1.8).

10.2.1 P11 & P11A IDE CABLE CONNECTIONS

The P11 and P11A connectors allow up to four enhanced IDE devices with flat ribbon cables and mating connectors, as shown below.

DIAGRAM 10-4: IDE Connectors and Devices



The cable needed to hook up the IDE connectors is a 40-pin flat ribbon cable. This 40-pin cable handles all command, data and status I/O lines. Its recommended maximum length is 18 inches from the IDE device to the 40-pin connector. This cable is available from TEKNOR: part number 150-259.

Diagram 10-5 shows an IDE hard disk cable.



DIAGRAM 10-5: IDE Hard Disk Cable

You may want to make your own cable with a 40-pin flat ribbon cable and 40-pin flat cable mating connectors. Following is a list of approved vendors for the mating connectors:

AMP 746285-9 [optional strain relief: 499252-1], Robinson Nugent IDS-C40PK-TG, Thomas & Betts 622-4030 [optional strain relief: 622-4041]. (40-pin flat cable connector). The pinouts for the P11 primary and P11A secondary IDE connectors appear below.

| | Pin Number | Signal Flow | Signal | Pin Number | Signal Flow | Signal |
|---|------------|-------------|---------|------------|-------------|---------------|
| 1 | 1 | 0 | RESET | 2 | - | GND |
| | 3 | I/O | DATA 7 | 4 | I/O | DATA 8 |
| | 5 | I/O | DATA 6 | 6 | I/O | DATA 9 |
| | 7 | I/O | DATA 5 | 8 | I/O | DATA 10 |
| | 9 | I/O | DATA 4 | 10 | I/O | DATA 11 |
| | 11 | I/O | DATA 3 | 12 | I/O | DATA 12 |
| | 13 | I/O | DATA 2 | 14 | I/O | DATA 13 |
| | 15 | I/O | DATA 1 | 16 | I/O | DATA 14 |
| | 17 | I/O | DATA 0 | 18 | I/O | DATA 15 |
| | 19 | - | GND | 20 | - | Not Connected |
| | 21 | Ι | DRQ 0 | 22 | - | GND |
| | 23 | 0 | IOW | 24 | - | GND |
| | 25 | 0 | IOR | 26 | - | GND |
| | 27 | Ι | IORDY | 28 | - | +5V |
| | 29 | 0 | DACK 0 | 30 | - | GND |
| | 31 | Ι | IRQ 14 | 32 | - | IOCS16 |
| | 33 | 0 | ADD 1 | 34 | - | GND |
| | 35 | 0 | ADD 0 | 36 | 0 | ADD 2 |
| | 37 | 0 | CS 1P | 38 | 0 | CS 3P |
| | 39 | Т | IDFACTP | 40 | _ | GND |

TABLE 10-2: Primary Enhanced IDE Connector (P11) - Pinout

| Pin Number | Signal Flow | Signal | Pin Number | Signal Flow | Signal |
|------------|-------------|---------|------------|-------------|---------------|
| 1 | 0 | RESET | 2 | - | GND |
| 3 | I/O | DATA 7 | 4 | I/O | DATA 8 |
| 5 | I/O | DATA 6 | 6 | I/O | DATA 9 |
| 7 | I/O | DATA 5 | 8 | I/O | DATA 10 |
| 9 | I/O | DATA 4 | 10 | I/O | DATA 11 |
| 11 | I/O | DATA 3 | 12 | I/O | DATA 12 |
| 13 | I/O | DATA 2 | 14 | I/O | DATA 13 |
| 15 | I/O | DATA 1 | 16 | I/O | DATA 14 |
| 17 | I/O | DATA 0 | 18 | I/O | DATA 15 |
| 19 | - | GND | 20 | - | Not Connected |
| 21 | Ι | DRQ 1 | 22 | - | GND |
| 23 | 0 | IOW | 24 | - | GND |
| 25 | 0 | IOR | 26 | - | GND |
| 27 | Ι | IORDY | 28 | - | +5V |
| 29 | 0 | DACK 1 | 30 | - | GND |
| 31 | Ι | MIRQ 0 | 32 | - | IOCS16 |
| 33 | 0 | ADD 1 | 34 | - | GND |
| 35 | 0 | ADD 0 | 36 | 0 | ADD 2 |
| 37 | 0 | CS 1S | 38 | 0 | CS 3S |
| 39 | Ι | IDEACTS | 40 | - | GND |

TABLE 10-3: Secondary Enhanced IDE Connector (P11A) - Pinout

PCI-942 Technical Reference Manual

10.3 P13 SCSI CONNECTION

The P13 PCI Ultra Wide SCSI Controller Connector is a 50/68 high density SCSI connector. Its location appears below on Diagram 10-6.

DIAGRAM 10-6: P13 SCSI Connector Location



NOTE

When all the hardware connections are completed on the PCI-942, you will need to setup onboard controllers and installed devices by software. For the SCSI controller and devices, software setup includes:

- 1. Ensuring that the onboard SCSI controller is enabled in AMIBIOS PCI / Plug and Play Setup Setup (described in section 16.1.7). By default, the onboard SCSI is enabled, however, it may be disabled if an external SCSI card is required for testing or other purposes.
- 2. If you want your SCSI device to be the boot device, this must be defined in the AMIBIOS Advanced CMOS Setup (described in section 16.1.4). However, you should not install your SCSI hard disk in AMIBIOS Setup (only your IDE hard disks).
- 3. The Adaptec SCSISelect Configuration Utility allows you to view and/or change the default configuration settings for the Ultra Wide SCSI adapter. Assigning SCSI target IDs for installed SCSI devices is also done with the SCSISelect utility (explained in section 16.2).
- 4. The EZ-SCSI software allows you to install the appropriate driver for your specific operating system (more detail in Section 17).

10.3.1 SCSI TERMINATION JUMPER

Make sure the JU13 jumper is properly configured. The JU13 jumper determines whether the PCI-942 board is terminated. The settings are (* = initial setting):

JU13 SCSI Termination Enable JU13 Disable onboard active termination for the SCSI interface

JU13

Enable active termination *

Make sure that both ends of the SCSI cable are terminated and that all devices in between the ends are not terminated. If the PCI-942 board is located at the end of the SCSI cable, it should be terminated by leaving the JU13 jumper open (no jumper cap).

10.3.2 SCSI CABLE CONNECTION

Connect your SCSI device cable to the P13 SCSI connector.

The pinout of the P13 SCSI connector appears below in Table 10-4.

| Pin Number | Signal | Pin Number | Signal |
|------------|---------------|------------|---------------|
| 1 | GND | 35 | SDB12 |
| 2 | GND | 36 | SDB13 |
| 3 | GND | 37 | SDB14 |
| 4 | GND | 38 | SDB15 |
| 5 | GND | 39 | SDBPH |
| 6 | GND | 40 | SDB0 |
| 7 | GND | 41 | SDB1 |
| 8 | GND | 42 | SDB2 |
| 9 | GND | 43 | SDB3 |
| 10 | GND | 44 | SDB4 |
| 11 | GND | 45 | SDB5 |
| 12 | GND | 46 | SDB6 |
| 13 | GND | 47 | SDB7 |
| 14 | GND | 48 | SDBP |
| 15 | GND | 49 | GND |
| 16 | GND | 50 | GND |
| 17 | Term Power | 51 | Term Power |
| 18 | Term Power | 52 | Term Power |
| 19 | Not Connected | 53 | Not Connected |
| 20 | GND | 54 | GND |
| 21 | GND | 55 | SATN |
| 22 | GND | 56 | GND |
| 23 | GND | 57 | SBSY |
| 24 | GND | 58 | SACK |
| 25 | GND | 59 | SRST |
| 26 | GND | 60 | SMSG |
| 27 | GND | 61 | SSEL |
| 28 | GND | 62 | SCD |
| 29 | GND | 63 | SREQ |
| 30 | GND | 64 | SIO |
| 31 | GND | 65 | SDB8 |
| 32 | GND | 66 | SDB9 |
| 33 | GND | 67 | SDB10 |
| 34 | WIDEPS | 68 | SDB11 |

| TABLE | 10-4: PCI | Ultra Wide | SCSI Interfac | e Connector | (P13 |) - Pinout |
|-------|-----------|------------|---------------|-------------|------|------------|
|-------|-----------|------------|---------------|-------------|------|------------|

10-10

11. INSTALLING & CONNECTING VIDEO

The P15 SVGA interface connector is a standard 15-pin high density, right angle VGA connector. Its location is on the I/O bracket and appears below on Diagram 11-1.



DIAGRAM 11-1: P15 Video Connector Location

NOTE

When all the hardware connections are completed on the PCI-942, you will need to setup onboard controllers and installed devices by software. For the video controller and display, software setup includes:

- 1. Ensuring that the onboard video controller is enabled in AMIBIOS PCI / Plug and Play Setup (described in section 16.1.7). By default, the onboard video is enabled, however, it may be disabled if an external video card is required for testing or other purposes.
- 2. The software setup also includes defining the display type in the AMIBIOS Advanced CMOS Setup (described in section 16.1.4).
- 3. The Video Controller has specific video drivers for various operating systems and software. To install these drivers, you must use the Utility Disk containing the video drivers for your operating system (more detail in Section 17).

PCI-942 Technical Reference Manual

11.1 CRT TYPE JUMPER

Make sure the JU9 jumper is configured for your CRT display type: monochrome or color.



* = Initial setting

11.2 VIDEO CABLE CONNECTION

Connecting a CRT video display to the PCI-942 is simple. Merely connect the display cable's standard VGA DB15 male connector to the PCI-942's P15 female connector (on the I/O bracket).

The pinout for the onboard VGA connector appears in Table 11-1.

TABLE 11-1: PCI SVGA Interface Connector (P15) - Pinout

| Pin Number | Signal Flow | Signal | Pin Number | Signal Flow | Signal | Pin Number | Signal Flow | Signal |
|---------------|----------------|------------------|---------------|----------------|------------------|---------------|----------------|------------------|
| 1 | 0 | RED | 6 | - | ANALOG GND | 11 | - | Not Connected |
| 2 | 0 | GREEN | 7 | - | ANALOG GND | 12 | 0 | I2CDATA |
| 3 | 0 | BLUE | 8 | - | ANALOG GND | 13 | 0 | RHSYNC |
| 4 | - | Not Connected | 9 | - | Not Connected | 14 | 0 | RVSYNC |
| 5 | - | GND | 10 | - | GND | 15 | 0 | I2CCLK |

12. INSTALLING & CONNEC TING OTHER PERIPHERALS (SERIA L, PARALLEL, USB)

12.1 P6 / P7 SERIAL PORT CONNECTION

The P6 Serial Port 1 and P7 Serial Port 2 connectors are both 10-pin dual row headers. The location for these serial ports appears below on Diagram 12-1.

DIAGRAM 12-1: Serial Ports Location



🔪 ΝΟΤΕ

When all the hardware connections are completed on the PCI-942, you will need to setup installed devices by software. For the serial ports, software setup includes configuring serial port 1 and serial port 2 in AMIBIOS Peripheral Setup (described in section 16.1.8).

12.1.1 P6 / P7 SERIAL PORT CABLE CONNECTION

With the IBM 9-pin DSUB Standard, the P6 and P7 serial ports are 100% compatible with the IBM -AT serial port.

To connect devices on the P6 or P7 serial port, you need a 10-pin header to 9-pin DSUB cable. This cable is available from TEKNOR: part number 150-019. You can also make your own cable with a 10-pin flat ribbon cable, a 10-pin mating connector and a 9-pin DSUB.

The following list includes approved vendors for the mating connector: Amp 746285-1 [optional strain relief: 499252-5], Robinson Nugent IDS-C10PK-TG, Thomas & Betts 622-1030 [optional strain relief: 622-1041]. (10-pin flat cable crimp header).

The P6 / P7 serial port cable with the mating connector and DSUB, including pinouts, appear in Diagram 12-2.



DIAGRAM 12-2: P6 / P7 Serial Port Cable and Connector Pinouts

The use of Taïwanese adapter cables is not recommended, since the pinout is often incorrect. The direct crimp design offered by TEKNOR allows the simplest cable assembly. All these cables are available from TEKNOR by contacting the Sales department.

12.2 P8 PARALLEL PORT CONNECTION

The P8 Parallel Port connector is a 26-pin dual row header. Its location is shown below on Diagram 12-3.

DIAGRAM 12-3: Parallel Port Location



NOTE

When all the hardware connections are completed on the PCI-942, you will need to setup installed devices by software. For the parallel port, software setup includes configuring the port in AMIBIOS Peripheral Setup (described in section 16.1.8).

12.2.1 P12 PARALLEL PORT CABLE CONNECTION

Before connecting a device, you will need a 26-pin flat ribbon cable, a mating connector and a DB25 connector. This parallel port cable is available from TEKNOR: part number 150-172. You can also make your own cable.

The following list includes approved vendors for the flat cable mating connector: Amp 746285-6 [optional strain relief: 499252-3], Robinson Nugent IDS-C26PK-TG, Thomas & Betts 622-2630 [optional strain relief: 622-2641]. (26-pin polarized IDC female socket connector)

The P8 parallel port cable with the mating connector and DB25 connector appears in Diagram 12-4.

DIAGRAM 12-4: P8 Parallel Port Cable



12.2.2 PARALLEL PORT MODES

12.2.2.1 Standard Mode

The Standard Mode is an unidirectional parallel port. It is used for compatibility with the IBM PC standard.

The following table shows the pinout for the P8 connector when it is in Standard mode:

| Pin Number | Signal Flow | Signal | Pin Number | Signal Flow | Signal |
|---------------|----------------|------------|---------------|----------------|---------------|
| 1 | 0 | STROBE | 2 | 0 | AUTO FEED XT |
| 3 | I/O | DATA BIT 0 | 4 | Ι | ERROR |
| 5 | I/O | DATA BIT 1 | 6 | 0 | INIT |
| 7 | I/O | DATA BIT 2 | 8 | 0 | SELECT IN |
| 9 | I/O | DATA BIT 3 | 10 | - | GND |
| 11 | I/O | DATA BIT 4 | 12 | - | GND |
| 13 | I/O | DATA BIT 5 | 14 | - | GND |
| 15 | I/O | DATA BIT 6 | 16 | - | GND |
| 17 | I/O | DATA BIT 7 | 18 | - | GND |
| 19 | Ι | ACK | 20 | - | GND |
| 21 | Ι | BUSY | 22 | - | GND |
| 23 | Ι | PAPER END | 24 | - | GND |
| 25 | Ι | SELECT | 26 | - | Not Connected |

TABLE 12-1: Parallel Port Header (P8) - Standard Mode

12.2.2.2 EPP (Enhanced Parallel Port) Mode

To operate in EPP mode, the peripheral must be designed to operate in this mode and the BIOS setup must be configured to support it.

The EPP mode consists of a hardware independent method of accessing a parallel port. It provides support for single I/O cycle as well as high performance block I/O transfers.

The following table shows the pinout for the P8 connector when it is in EPP mode:

| Pin Number | Signal Flow | Signal | Pin Number | Signal Flow | Signal |
|---------------|----------------|---------------|---------------|----------------|---------------|
| 1 | 0 | WRITE | 2 | 0 | DATASTB |
| 3 | I/O | DATA BIT 0 | 4 | - | Not Connected |
| 5 | I/O | DATA BIT 1 | 6 | - | Not Connected |
| 7 | I/O | DATA BIT 2 | 8 | 0 | ADDRSTRB |
| 9 | I/O | DATA BIT 3 | 10 | - | GND |
| 11 | I/O | DATA BIT 4 | 12 | - | GND |
| 13 | I/O | DATA BIT 5 | 14 | - | GND |
| 15 | I/O | DATA BIT 6 | 16 | - | GND |
| 17 | I/O | DATA BIT 7 | 18 | - | GND |
| 19 | Ι | INTR | 20 | - | GND |
| 21 | Ι | WAIT | 22 | - | GND |
| 23 | - | Not Connected | 24 | - | GND |
| 25 | - | Not Connected | 26 | - | Not Connected |

TABLE 12-2: Parallel Port Connector (P8) - EPP Mode

12.2.2.3 ECP (Extended Capabilities Port) Mode

To operate in ECP mode, the peripheral must be designed to operate in this mode and the BIOS setup must be configured to support it.

While the EPP mode may intermix read and write operations without any overhead or protocol handshaking, the ECP mode negotiates data transfers using a request from the host and an acknowledgement from the peripheral.

The following table shows the pinout for the P8 connector when it is in ECP mode:

| Pin Number | Signal Flow | Signal | Pin Number | Signal Flow | Signal |
|------------|----------------|-------------------------|---------------|----------------|--------------------------|
| 1 | 0 | STROBE | 2 | 0 | AUTO FEED XT, |
| | | | | | HOSTACK ² |
| 3 | I/O | DATA BIT 0 | 4 | Ι | FAULT ¹ , |
| | | | | | PERIPHRQST ² |
| 5 | I/O | DATA BIT 1 | 6 | 0 | INIT ¹ , |
| | | | | | REVERSERQST ² |
| 7 | I/O | DATA BIT 2 | 8 | 0 | SELECT IN ^{1,2} |
| 9 | I/O | DATA BIT 3 | 10 | - | GND |
| 11 | I/O | DATA BIT 4 | 12 | - | GND |
| 13 | I/O | DATA BIT 5 | 14 | - | GND |
| 15 | I/O | DATA BIT 6 | 16 | - | GND |
| 17 | I/O | DATA BIT 7 | 18 | - | GND |
| 19 | Ι | ACK | 20 | - | GND |
| 21 | Ι | BUSY, | 22 | - | GND |
| | | PERIPHACK ² | | | |
| 23 | Ι | PERROR, | 24 | - | GND |
| | | ACKREVERSE ² | | | |
| 25 | Ι | SELECT | 26 | - | Not Connected |

TABLE 12-3: Parallel Port Connector (P8) - ECP Mode

¹ Compatible Mode ² Uich Speed Mode

High Speed Mode



For more information on the ECP protocol, please refer to the Extended Capabilities Port Protocol and ISA Interface Standard (available from Microsoft Corporation) or contact our Technical Support department.

12.3 P17 USB PORT CONNECTION

The Universal Serial Bus (USB) connector on the PCI-942 is a 10-pin dual row header which permits the direct connection of two USB connectors with an external hub. The location of the P17 USB port is shown below in Diagram 10-9.

DIAGRAM 12-5: P17 USB Port Location



NOTE

When all the hardware connections are completed on the PCI-942, you will need to setup installed devices by software. For the USB port, software setup includes configuring the port in AMIBIOS Advanced Chipset Setup (described in section 16.1.5).

12.3.1 USB PORT CABLE CONNECTION

Before connecting a USB device, you need to install special cabling and a bracket to the P17 connector. A USB cable/bracket assembly is available from TEKNOR: part number 150-316. This cable assembly appears below in Diagram 10-6. The diagram also shows the connections between the P17 10-pin header and the two external USB connectors.





The P17 connector has the following pinout.

| Pin Number | Signal Flow | Signal | Pin Number | Signal Flow | Signal |
|---------------|----------------|------------|---------------|----------------|------------|
| 1 | - | +5V-USB0 | 2 | - | +5V-USB1 |
| 3 | I/O | USB0- | 4 | I/O | USB1- |
| 5 | I/O | USB0+ | 6 | I/O | USB1+ |
| 7 | - | GND-USB0 | 8 | - | GND-USB1 |
| 9 | - | SHIELD GND | 10 | - | SHIELD GND |

TABLE 12-4: USB Header (P17) - Pinout

13. INSTALLING & CONNECTING ETHERNET

13.1 P16 ETHERNET CONNECTION

The P16 10Base-T/100Base-T Ethernet interface connector is an 8-pin shielded RJ-45 connector. Its location is on the I/O bracket and appears below on Diagram 13-1.



DIAGRAM 13-1: P16 Ethernet Connector Location

NOTE

When all the hardware connections are completed on the PCI-942, you will need to setup onboard controllers and installed devices by software. The Ethernet controller on the PCI-942 resides on the PCI bus and is therefore Plug and Play by default. No manual configuration is required. For the Ethernet interface, software setup includes:

- 1. Ensuring that the onboard Ethernet controller is enabled in AMIBIOS PCI / Plug and Play Setup (described in section 16.1.7). By default, the onboard Ethernet is enabled, however, it may be disabled if an external LAN card is required for testing or other purposes.
- 2. The Ethernet controller has specific drivers for various operating systems and software. To install these drivers, you must use the Utility Disk containing the Ethernet drivers for your operating system (more detail in Section 17).

13.1.1 P16 ETHERNET CABLE CONNECTION

The cable connection is made directly on the P16 RJ-45 connector on the I/O bracket.

The 10Base-T interface uses UTP (Unshielded Twisted Pair) cables, category 5, 4 or 3 (5 is better).

The 100Base-T interface uses only UTP cables category 5 and it must comply with the IEEE 802.3 10Base-T standard for two pairs.

The pinout for the 10Base-T/100Base-T RJ-45 connector appears in Table 13-1.

| Pin Number | Signal Flow | Signal | Pin Number | Signal Flow | Signal |
|---------------|----------------|---------------|---------------|----------------|---------------|
| 1 | 0 | TD+ | 2 | 0 | TD- |
| 3 | Ι | RX+ | 4 | - | Not Connected |
| 5 | - | Not Connected | 6 | Ι | RX- |
| 7 | - | Not Connected | 8 | - | Not Connected |

TABLE 13-1: Ethernet 10Base-T/100Base-T RJ-45 Connector (P16) - Pinout

TX and RX LED indicators are supported on the I/O bracket.

14. INSTALLING SUPERVISOR UTILITIES

14.1 POWER FAIL DETECTION

14.1.1 +5V POWER FAIL (ONBOARD)

A hardware reset is issued when onboard +5V voltage drops below 4.75 volts.

14.1.2 +3.3V POWER FAIL (BACKPLANE)

Jumper JU15, when shorted with a jumper cap, monitors the 3.3V power plane of the backplane. This voltage is routed to the processor board via the PCI connector. The monitor generates a reset to the processor board if 3.3V is below tolerance. If your system does not supply 3.3V to the backplane, this jumper must be removed (disabled).

JU15 jumper settings appear below (* = initial setting).

- JU15 Monitoring 3.3V from Backplane
- JU15EnableImage: Constraint of the sector o

14.2 WATCHDOG TIMER

The Watchdog Timer is a hardware timer which resets the PCI-942 board if the timer is not refreshed by software periodically. The timer is typically used to restart a system in which an application becomes hung on an external event. When the application is hung, it no longer refreshes the timer. The Watchdog Timer then times out and resets the single board computer.

The Watchdog Timer is extremely useful in embedded systems where human supervision is not required.

To enable and refresh the Watchdog Timer, follow these steps:

• Hardware Enable Watchdog Timer: Set the JU16 jumper to enable Watchdog Timer Operation by shorting the middle and right pins. This will enable all the hardware needed.

The JU16 settings are shown below (* = initial setting): JU16 Watchdog Timer JU16

JU16 Watchdog Timer operation

- Software Enable Watchdog Timer: In a software routine (user application) enable the Watchdog by writing "0" to bit 7 of I/O port 437h (hex). Be aware that you need to refresh the timer within 1.5 seconds or the timer times out, causing the board to reset.
- **Refresh the Watchdog Timer:** In order to refresh the timer, you need to write "1" and then immediately write "0" to bit 7 of I/O port 437h (still in a software routing). You need to repeat this step every 1.5 seconds to refresh the timer or your board will reset.

14.3 VOLTAGE / TEMPERATURE / FAN SPEED MONITORING SYSTEM

The system hardware monitor system monitors all system voltages, ambient temperature and fan speeds.

Connections are made via the P18 system hardware monitor connector. This connector is a 6-pin single row header. Its location is shown below in Diagram 14-1.



DIAGRAM 14-1: P18 System Hardware Monitor Connector

The circuitry is based on National Semiconductor's LM80 and LM75. The LM80 monitors seven system voltages, two fan speeds and the board ambient temperature. The LM80's interface to the companion LM75 temperature sensor monitors the temperature of the ambient between the Pentium II cartridge and the processor board. All of the voltages, fan speeds and temperature measurements have associated programmable watchdog limits. When any of these programmed limits are exceeded, a system management interrupt (SMI) occurs to notify the processor. In addition to SMI generation, the externally available OS# signal can be used to notify external hardware of any over-temperature condition.

Fan speed monitoring can be configured to monitor two system fans or one system fan and the onboard Pentium II cooling fan with optional tach output.

The LM80 also monitors an external chassis intrusion switch via the P18 system hardware monitor connector. The state of this input can also be used to generate an SMI interrupt.

A general purpose output (GPO) is also provided at the system hardware monitor connector. This signal can be used to provide a user-defined function.

The following system voltages are monitored by the LM80:

- -12 volts.
- 3.3 volts from onboard voltage regulator.
- 3.3 volts from backplane.
- +5 volts.
- +12 volts.
- VCC_CORE voltage provided by onboard voltage regulator.
- 1.5 volt VTT voltage used by processors GTL+ bus.

The pinout of the system hardware monitor connector appears below:

TABLE 14-1: System Hardware Monitor Header (P18) - Pinout

| Pin Number | Signal |
|------------|--------------------------------|
| 1 | GND |
| 2 | GPO (General Purpose Output) |
| 3 | CI (Chassis Intrusion Input) |
| 4 | FAN2 (Fan 2 Tachometer Input) |
| 5 | FAN1 (Fan 1 Tachometer Input) |
| 6 | OS# (Temperature Sense Output) |

15. POWERING UP THE SYS TEM & TROUBLESHOOTING

15.1 POWER SOURCE FOR THE PCI-942

The PCI-942 Single Board Computer is powered via the ISA bus when it is installed on a passive backplane.

15.2 POWER UP PROCEDURE

You are now ready to power up your system.

- 1. Insert a bootable diskette in drive A to start your system with DOS.
- 2. Hit the DELETE key before or when this message appears near the bottom of the screen: "Hit if you want to run SETUP". This will bring you to the Main Menu of the AMIBIOS Setup program. Use the arrow keys to select among the items and press ENTER to accept.
 - Select "Standard CMOS Setup" to set the date and time.
 - More detail on the AMIBIOS Setup is given in Section 16 of this manual.
 - Select "Save Settings and Exit" from the Main Menu . The screen displays the message: "Save current settings and exit (Y/N)?". Type "Y" and press ENTER to save the system parameters and continue with the boot procedure.
- 3. Once the boot procedure is completed, reboot the system to make sure everything works properly.

15.3 TROUBLESHOOTING

If you should encounter a problem, verify the following items:

- Make sure that all connectors are connected properly. On the standard flat ribbon cable used for the floppy connector, pin 1 is indicated by small red stripe. Verify that this red stripe is located on the appropriate side of the connector.
- Verify your boot diskette. It must be a system disk and it must be in proper working order.
- If the system still does not start up properly, you should try booting your system with only the video monitor connected to the board (this is the minimum required to see if the board is working).
- If you still are not able to get your board up and running, contact our Technical Support department for assistance.



SOFTWARE & ONBOARD UTILITIES

- 16. SOFTWARE SETUP
- 17. INSTALLING DRIVERS
- 18. UPDATING OR RESTORING BIOS IN FLASH



16. SOFTWARE SETUP

Normally the software setup will follow all system hardware connections in order to configure controllers and installed devices.

Also, software setup should come before any operating systems and drivers are installed.

Make sure you setup the AMIBIOS and the SCSISelect Configuration software prior to installing your operating system and your drivers.

This Section is organized as follows:

- Section 16.1 will describe the AMIBIOS Setup program.
- Section 16.2 will describe the SCSISelect Configuration Utility program.

PCI-942 Technical Reference Manual

16.1 THE AMIBIOS SETUP PROGRAM

16.1.1 ACCESSING THE AMIBIOS SETUP PROGRAM

The system BIOS (Basic Input Output System) provides an interface between the operating system and the hardware of the PCI-942 single board computer. The interface provided by AMIBIOS is 100% IBM AT compatible. All functions accept similar inputs as IBM and provide the same results, although the program code itself is different.

The PCI-942 uses the AMIBIOS Setup program, a setup utility in ROM that is accessed by pressing the DELETE key at the appropriate time during system boot. This utility is used to set configuration data in CMOS RAM.

To run the AMIBIOS Setup program incorporated in the ROM BIOS:

- 1. Turn on or reboot the system.
- 2. Hit the DELETE key before or when the message "Hit if you want to run SETUP" appears near the top of the screen (DELETE will work, even if the message display is disabled in AMIBIOS SETUP).
- 3. The main menu appears on the screen.

AMIBIOS HIFLEX SETUP UTILITY - VERSION X.XX (C)1996 American Megatrends, Inc. All Rights Reserved Standard CMOS Setup Advanced CMOS Setup Advanced Chipset Setup Power Management Setup PCI / Plug and Play Setup Peripheral Setup Auto-Detect Hard Disks Change User Password Change Supervisor Password Auto Configuration with Optimal Settings Auto Configuration with Fail Safe Settings Save Settings and Exit Exit Without Saving Standard CMOS Setup for changing time, date, hard disk type, etc. ESC:Exit ↑↓:Sel F2/F3:Color F10:Save & Exit

16.1.2 USING AMIBIOS SETUP

Table 16-1 provides details on how to navigate in the Setup program:

| TABL | .E 10 | 6-1: | Using | AMIBIOS | S Setu | o Program |
|------|-------|------|-------|---------|--------|-----------|
|------|-------|------|-------|---------|--------|-----------|

| Key | Function | | |
|--|---|--|--|
| $\uparrow \downarrow \leftarrow \rightarrow$ | Move to the next field in the desired direction. | | |
| TAB | Move to the next field. | | |
| PAGEUP or + | Increment numeric value or change value. | | |
| PAGEDOWN or - | Decrement numeric value or change value. | | |
| ENTER | Select the current item. | | |
| ESC | When in the Main Menu: Exit program (Answer 'Y' to save changes into CMOS). | | |
| | When in other screens: Exit screen and return to Main Menu. | | |
| F2 / F3 | Change background or foreground colors. | | |
| F10 | Save all changes made to Setup and exit from Setup program. | | |

Sections 16.1.3 to 16.1.12 describe all parts of the Setup program, following the order given in the Main Menu.

The sections on the Advanced CMOS Setup, Advanced Chipset Setup, Power Management Setup, PCI / Plug and Play Setup, and Peripheral Setup include a list of the options for each setup screen, their Optimal default settings, Fail Safe default settings, available settings and description.

Whenever you are not sure about a certain setting, you may refer to the list of default values. The list of defaults is provided in the event that a value has been changed and one wishes to set this option to its original value. Loading the Optimal or Fail Safe defaults will affect all the options and will reset options previously altered.

The Fail Safe default settings consist of the safest set of parameters. Use them if the system is behaving erratically. They should always work but do not provide optimal system performance.

The Optimal default values provide optimum performance settings for all devices and system features. If CMOS RAM is corrupted, the Optimal settings are loaded automatically.

These default values have been provided to give control over the system. However, the values for these options should be changed only if the user has a full understanding of the timing relationships involved.

16.1.3 STANDARD CMOS SETUP

This part of the setup allows you to set the time, date, hard disk type, types of floppy drives and video type.

| Date/Time | The current values for each category are displayed. Enter new values through the keyboard. | | | |
|----------------------------------|---|--|--|--|
| Floppy Drive A Floppy Drive B | Select the type of floppy disk installed for drive A and drive B. | | | |
| Hard Disks | Two IDE controllers are defined on the PCI-942 board (Primary and Secondary). The Primary controller can have two disks: Master Disk and Slave Disk. The Secondary can have two disks: Master Disk and Slave Disk. | | | |
| | The hard disk drives can be detected automatically by AMIBIOS if they are IDE drives. There are two ways to perform an automatic detection of a drive: 1) Select Auto-Detect Hard Disks from the Main Menu (explained in section 12.1.9) to have AMIBIOS automatically detect the type and parameters of each IDE hard drive in your system. The parameters are reported on the Standard CMOS Setup screen. The detected values can then be saved in the CMOS. 2) Set the drive type to "Auto" to have AMIBIOS detect the drive each time the system boots up. The drive type will not be displayed on the Standard CMOS Setup screen, but will be displayed on the System Configuration screen which appears after a successful bootup. | | | |
| Boot Sector Virus Protection | When enabled, AMIBIOS issues a warning when a program or virus issues a disk format command or attempts to write to the boot sector of the hard disk drive. | | | |



You should not enable the Boot Sector Virus Protection in AMIBIOS Setup when formatting a hard drive.

16.1.4 ADVANCED CMOS SETUP

| Option | Optimal Defaults | Fail Safe Defaults | Available Settings | Description |
|---------------------------------|-------------------------|--------------------|---|---|
| Quick Boot | Enabled | Disabled | Disabled, Enabled | This option allows you to have the AMIBIOS boot quickly when the computer is powered on or go through more complete testing. When Disabled, AMIBIOS: tests all system memory, waits 40 seconds for a READY signal from IDE drive, waits .5 seconds after sending a RESET signal to IDE drive, checks whether user has pressed DELETE key and runs AMIBIOS Setup if it has. When Enabled, AMIBIOS: checks only the first 1MB of system memory, does not configure IDE drive if a READY signal is not received immediately, and does not wait .5 seconds after sending a RESET signal to IDE drive. |
| 1st Boot Device | IDE-0 | FLOPPY | Disabled, IDE-0, IDE-1, IDE-2, IDE-3, FLOPPY, FLOPTICAL, CDROM, SCSI, NETWORK | 1st Boot Device, 2nd Boot Device and 3rd Boot Device sets the sequence of boot drives that the AMIBIOS attempts to boot from after AMIBIOS POST completes. |
| 2nd Boot Device | FLOPPY | IDE-0 | Disabled, IDE-0, FLOPPY, FLOPTICAL, CDROM | |
| 3rd Boot Device | CDROM | CDROM | | |
| Try Other Boot Devices | Yes | Yes | No, Yes | If set to Yes, BIOS will try to boot from other boot devices when devices selected in 1st Boot Device, 2nd Boot Device and 3rd Boot Device failed to boot. If set to No, BIOS will try to boot only from devices selected in 1st, 2nd and 3rd Boot Device options. |
| Initial Display Modes | BIOS | BIOS | BIOS, Silent | This option specifies the initial display mode when the system boots. Select BIOS to have the messages which AMIBIOS displays before booting the system appear on the system monitor. Select Silent if you do not want the messages to appear on the system monitor. |
| Display Mode at Add-On ROM Init | Force BIOS | Force BIOS | Force BIOS, Keep Current | This option specifies the system display mode which is set at the time the AMIBIOS post routines initialize an optional option ROM. |
| Floppy Access Control | Read-Write | Read-Write | Read-Write, Read-Only | This option specifies the read/write access which is set when booting from a floppy or hard disk drive. |
| Hard Disk Access Control | Read-Write | Read-Write | | This option will be effective only if the floppy or hard disk device is accessed through the BIOS. |
| S.M.A.R.T. for Hard Disks | Disabled | Disabled | Disabled, Enabled | This option allows AMIBIOS to use the SMART (System Management and Reporting Technologies) protocol for reporting server system information over a network. |
| BootUp Num-Lock | Off | Off | Off, On | This option enables you to turn off the Num-Lock option on the enhanced keyboard when the system is powered on. If Num-Lock is turned off, the arrow keys on the numric keypad can be used, as well as the other set of arrow keys on the enhanced keyboard. |
| PS/2 Mouse Support | Enabled | Enabled | Disabled, Enabled | When enabled, indicates that a PS/2 type mouse is supported. |
| Primary Display | VGA/EGA | VGA/EGA | Absent, VGA/EGA, CGA40x25, CGA80x25, Mono | This option specifies the type of display in the system. The Absent setting can be used for network file servers. |
| Password Check | Setup | Setup | Setup, Always | This option determines when a password is required for access to the system. Select Setup to have the password prompt appear only when an attempt is made to enter the AMIBIOS Setup program. Select Always to have the password prompt appear each time the system is powered on. See page 12-16 for more details on password checking function and the above settings. |
| Boot To OS/2 | No | No | No, Yes | When there is more than 64MB system memory and one wishes to boot with OS/2 operating system, this option must be set to "Yes". |
| L1/L2 Cache | WriteBack | WriteBack | Disabled, WriteThru, WriteBack | With this option, you may specify the caching algorithm used for L1/L2 cache. |
| System BIOS Cacheable | Enabled | Disabled | Disabled, Enabled | The system BIOS, which is in F000H memory segment, is automatically shadowed to RAM for faster execution. This option indicates that this memory segment can be read from or written to L2 secondary cache memory. |
| C000, 16k, Shadow | Cached | Disabled | Disabled, Enabled, Cached | Video or Adapter ROM Shadow (xxxx, 16k Shadow) is a technique in which BIOS code is copied from slower ROM to faster RAM. |
| C400, 16k, Shadow | Cached | Disabled | 1 | The BIOS is then executed from the RAM. Each option allows for a segment of 16KB to be shadowed. If one of these options is |
| C800, 16k, Shadow | Disabled | Disabled | | enabled and there is BIOS code present in that particular segment, the BIOS is shadowed. |
| CC00, 16k, Shadow | Disabled | Disabled | 1 | Video BIOS shadowing may be done at C000H and C400H. |
| D000, 16k, Shadow | Disabled | Disabled | | Select Enabled to write the contents of the specified ROM area to the same address in system memory (RAM) for faster execution. |
| D400, 16k, Shadow | Disabled | Disabled | 1 | Select Cached to write the contents of the specified ROM area to the same address in system memory (RAM), if an adapter ROM |
| D800, 16k, Shadow | Disabled | Disabled |] | is using the ROM area. This also indicates that the contents of the RAM area can be read from and written to cache memory. |
| DC00, 16k, Shadow | Disabled | Disabled | | Select Disabled if you do not want to copy the specified ROM area to RAM. The contents of the video ROM cannot be read from or written to cache memory. |

16.1.5 ADVANCED CHIPSET SETUP

| Option | Optimal Defaults | Fail Safe Defaults | Available Settings | Description |
|-----------------------------|-------------------------|--------------------|---|--|
| USB Function | Disabled | Disabled | Disabled, Enabled | This option allows you to enable the Universal Serial Bus (USB). If this option is set to Disabled, the USB KB/Mouse Legacy Support option is not available. |
| USB KB/Mouse Legacy Support | Enabled | Enabled | Disabled, Enabled | This option allows you to enable support for older keyboards and mouse devices. If the USB Function option is set to Disabled, this option is not available for modification. |
| EDO DRAM Speed (ns) | Auto | Auto | Auto, Manual, 50, 60 | This option allows you to select the RAS access time in nanoseconds for the EDO DRAM system memory being used in the SBC. The following five options (EDO Read Burst Timing, EDO Write Burst Timing, EDO RAS Precharge, EDO RAS to CAS, and MA Wait State) are only available for modification if this option is set to Manual. |
| EDO Read Burst Timing | x333 | x333 | x333, x222 | This option specifies the timings for EDO DRAM system memory for read operations in burst mode. This option is only available for modification if EDO DRAM Speed (ns) option is set to Manual. |
| EDO Write Burst Timing | x333 | x333 | x333, x222 | This option specifies the timings for EDO DRAM system memory for write operations in burst mode. This option is only available for modification if EDO DRAM Speed (ns) option is set to Manual. |
| EDO RAS Precharge | 4 Clks | 4 Clks | 4 Clks, 3 Clks | This option specifies the length of the RAS precharge portion of the DRAM system memory access cycle when EDO DRAM memory is installed in your system. This option is only available for modification if EDO DRAM Speed (ns) option is set to Manual. |
| EDO RAS to CAS | 3 Clks | 3 Clks | 3 Clks, 2 Clks | This option specifies the length of the delay inserted between RAS and CAS signals of the DRAM system memory access cycle when EDO DRAM memory is installed in your system. This option is only available for modification if EDO DRAM Speed (ns) option is set to Manual. |
| MA Wait State | Slow | Slow | Slow, Fast | This option specifies the length of the delay inserted between MA signals. This option is only available for modification if EDO DRAM Speed (ns) option is set to Manual. |
| SDRAM Timing Latency | Auto | Auto | Manual, Auto | This option specifies the latency for the Synchronous DRAM (SDRAM) system memory signals. The following two options (RAS to CAS, RAS Precharge) are only available if this option is set to Manual. |
| RAS to CAS | 3 Clks | 3 Clks | 3 Clks, 2 Clks | This option specifies the length of the delay inserted between the RAS and CAS signals of the DRAM system memory access cycle. This option is only available for modification if SDRAM Timing Latency option is set to Manual. |
| RAS Precharge | 3 Clks | 3 Clks | 3 Clks, 2 Clks | This option specifies the length of the RAS precharge portion of the DRAM system memory access cycle. This option is only available for modification if SDRAM Timing Latency option is set to Manual. |
| VGA Frame Buffer USWC | Disabled | Disabled | Disabled, Enabled | This option allows you to enable the VGA video frame buffer using Uncacheable, Speculatable, Write-Combined (USWC) memory. Older ISA VGA card drivers may not behave correctly if this option is set to Enabled. |
| PCI Frame Buffer USWC | Disabled | Disabled | Disabled, Enabled | This option allows you to enable the USCW memory attribute to improve video performance when a PCI video adapter is installed. However, VGA card drivers may not behave correctly when this option is set to Enabled. |
| DRAM Integrity Mode | Non ECC | Non ECC | Non ECC, EC only, ECC | This option allows you to set the type of system memory checking used in your system: Non ECC - No error checking or error reporting is done. EC only - Multibit errors are detected and reproted as parity errors. Single-bit errors are corrected by chipset. Corrected bits of data from memory are not written back to DRAM system memory. ECC - Multibit errors are detected and reported as parity errors. Single-bit errors are corrected by the chipset and are written back to DRAM system memory. |
| Fixed Memory Hole | Disabled | Disabled | Disabled, 512KB-640KB, 15MB-16MB | This option may be used to specify an area in memory which cannot be addressed on the ISA bus. |
| TypeF DMA Buffer Control1 | Disabled | Disabled | Channel-0, Channel-1, Channel-2, Channel-3, Disabled, Channel-5, | These options specify the DMA channels where Type F buffer control is implemented. |
| TypeF DMA Buffer Control2 | Disabled | Disabled | Channel-6, Channel-7 | |
| DMA-0 Type | Normal ISA | Normal ISA | Normal ISA, PC/PCI, Distributed | The DMA-# Type options specify the bus on which the specified DMA channel can be used. |
| DMA-1 Type | Normal ISA | Normal ISA | | |
| DMA-2 Type | Normal ISA | Normal ISA | | |
| DMA-3 Type | Normal ISA | Normal ISA | 1 | |
| DMA-4 Type | Normal ISA | Normal ISA | | |
| DMA-5 Type | Normal ISA | Normal ISA | 1 | |
| DMA-6 Type | Normal ISA | Normal ISA | 4 | |
| DMA-7 Type | Normal ISA | Normal ISA | | |

ADVANCED CHIPSET SETUP (Continued)

| Option | Optimal Defaults | Fail Safe Defaults | Available Settings | Description |
|-----------------------------|-------------------------|--------------------|--|---|
| AGP Aperture Size | 64MB | 64MB | 4 MB, 8 MB, 16MB, 32MB, 64MB, 128MB, 256MB | This option specifies the amount of system memory which can be used by the Accelerated Graphics Port (AGP). |
| System Type | Auto | Auto | Auto, DP, UP | This option sets the system type. |
| USWC Write I/O Post | Auto | Auto | Auto, Disabled, Enabled | Select Auto to have AMIBIOS automatically determine if USWC posted writes to I/O should be enabled. Select Disabled to disable USWC posted writes to I/O. Select Enabled to enable USWC posted writes to I/O. |
| PAC Bus SERR# | Enabled | Enabled | Disabled, Enabled | This option allows you to enable the SERR# signal on the PAC bus. |
| AGP Common SERR# | Enabled | Enabled | Disabled, Enabled | This option allows you to use a common SERR# signal for the AGP bus and standard PC bus. |
| AGP System Error Forwarding | Enabled | Enabled | Disabled, Enabled | This option allows AGP system errors to be forwarded. |
| AGP Parity Error Response | Enabled | Enabled | Disabled, Enabled | This option enables AGP parity error response. |
| IRQ 12 | Auto | Auto | Auto, Standard, Mouse | This option specifies how IRQ12 is used. |
| | | | | Select Auto to have AMIBIOS automatically determine how IRQ12 should be allocated. |
| | | | | Select Standard to make IRQ12 available for use on the ISA bus. |
| | | | | Select Mouse to use IRQ12 for the PS/2 mouse. |
| PIIX4 SERR# | Disabled | Disabled | Disabled, Enabled | This option enables the SERR# signal for the Intel PIIX4 chip. |
| USB Passive Release Enable | Enabled | Enabled | Disabled, Enabled | This option enables passive release for the Universal Serial Bus (USB). |
| PIIX4 Passive | Enabled | Enabled | Disabled, Enabled | This option enables passive release for the Intel PIIX4 chip. |
| PIIX4 Delayed Transaction | Enabled | Enabled | Disabled, Enabled | This option enables delayed transactions for the Intel PIIX4 chip. |
| Master Lat. Timer | 40H | 40H | 00H through F8H in increments of 8H | This option specifies the latency for the timer. |
| MTT | 20H | 00H | 00H through F8H in increments of 8H | |
16.1.6 POWER MANAGEMENT SETUP

| Option | Optimal Defaults | Fail Safe Defaults | Available Settings | Description |
|---------------------------------|------------------|--------------------|---|--|
| ACPI Aware O/S | No | No | No, Yes | |
| Power Management/APM | Disabled | Disabled | Disabled, Enabled | This option allows you to enable Advanced Power Management (APM) on your system. If this option is disabled, you cannot change any other options on the Power Management Setup screen, except the ACPI Aware O/S. |
| Power Button Function | On/Off | On/Off | Suspend, On/Off | This option specifies how the power button mounted externally on the computer chassis is used. |
| | | | | Select Suspend to use the power button to place the computer into Suspend mode or Full On power mode. |
| | | | | Select On/Off to use the power button to turn the computer on or off. |
| Instant On Support | Disabled | Disabled | Disabled, Enabled | This option enables AMIBIOS support for the Intel InstantOn specification. The InstantOn allows your system to go to full power-on mode when leaving a power-conserving state. This feature is available only if it is supported by the computer hardware (e.g., the video monitor). |
| Green PC Monitor Power State | Stand By | Stand By | Stand By, Suspend, Off | This option specifies the power management state that the Green PC-compliant video monitor enters after the specified period of display inactivity has expired. The period of inactivity before a monitor enters Standby mode is specified in the Standby Time Out option; the period of inactivity for Suspend mode is specified in the Suspend Time Out option. |
| Video Power Down Mode | Disabled | Disabled | Disabled, Stand By, Suspend | If the video subsystem remains inactive for a specified period of time, AMIBIOS conserves power by placing the subsystem into the power management state specified in this option. The period of inactivity before the subsystem enters Standby mode is specified in the Standby Time Out option; the period of inactivity for Suspend mode is specified in the Suspend Time Out option. |
| Hard Disk Power Down Mode | Disabled | Disabled | Disabled, Stand By, Suspend | If the hard disk drive remains inactive for a specified period of time, AMIBIOS conserves power by placing the drive into the power management state specified in this option. The period of inactivity before the drive is powered down is specified in the Hard Disk Time Out option. |
| Hard Disk Time Out (Minute) | Disabled | Disabled | Disabled, 1 through 15, in increments of 1 minute | This option specifies the length of time the AMIBIOS waits before turning off power to the hard disk drive if the drive remains inactive. When this period expires, the hard disk drive enters the power-conserving mode specified in the Hard Disk Power Down Mode option described above. |
| Standby/Suspend Timer Unit | 4 min | 4 min | 32 secs, 4 msec, 4 min, 4 sec | This option specifies the unit of time used for the Standby and Suspend timeout periods. |
| Standby Time Out | Disabled | Disabled | Disabled, 32 through 4064, in increments of 32 (if the Standby/Suspend Timer Unit option is set to 32 secs) 4 through 508, in increments of 4 minutes (if Standby/Suspend Timer Unit option is set to 4 msec, 4 min or 4 sec) | This option specifies the length of the period of system inactivity when the computer is in full power-on mode before the computer is placed in Standby mode. In Standby mode, some power use is curtailed. |
| Suspend Time Out | Disabled | Disabled | Disabled, 32 through 4064, in increments of 32 (if the Standby/Suspend Timer Unit option is set to 32 secs) 4 through 508, in increments of 4 minutes (if Standby/Suspend Timer Unit option is set to 4 msec, 4 min or 4 sec) | This option specifies the length of the period of system inactivity when the computer is already in Standby mode before the computer is placed in Suspend mode. In Suspend mode, nearly all power use is curtailed. |
| Slow Clock Ratio | 50-62.5% | 50-62.5% | 0-12.5%, 12.5-25%, 25-37.5%, 37.5-50%, 50-62.5%, 62.5-75%, 75-87.5% | This option specifies the speed at which the system clock runs when the system is in Standby power saving mode. The settings are expressed as a percentage between the normal CPU clock speed and the CPU clock speed when the system is in the power-conserving state. |
| Display Activity | Ignore | Ignore | Ignore, Monitor | This option enables event monitoring on the video display. If the option is set to Monitor and the computer is in a power-saving mode, AMIBIOS watches for display activity. If any activity occurs, the computer enters the full power-on mode and AMIBIOS restarts the Standby and Suspend timeout timers. |
| Device 6 (Serial port 1) | Ignore | Monitor | Ignore, Monitor | These options allow you to enable event monitoring for your peripherals and hard disk drives. If the option is set to Monitor and the |
| Device 7 (Serial port 2) | Ignore | Ignore | 1 | computer is in a power-saving mode, AMIBIOS watches for activity on the hardware interrupt request line (IRQ) for the specified |
| Device 8 (Parallel port) | Ignore | Ignore | 1 | device. If any activity occurs, the computer enters the full power-on mode. AMIBIOS then restarts the Standby and Suspend timeout |
| Device 5 (Floppy disk) | Ignore | Ignore | 1 | timers. |
| Device 0 (Primary master IDE) | Ignore | Ignore | | |
| Device 1 (Primary slave IDE) | Ignore | Ignore | | |
| Device 2 (Secondary master IDE) | Ignore | Ignore | | |
| Device 3 (Secondary slave IDE) | Ignore | Ignore | | |

16.1.7 PCI / PLUG AND PLAY SETUP

| Option | Optimal Defaults | Fail Safe Defaults | Available Settings | Description |
|--------------------------------|-------------------------|--------------------|---|--|
| On Board LAN | Enabled | Enabled | Disabled, Enabled | The onboard Ethernet controller can be disabled to allow the use of an offboard LAN card. |
| On Board Video | Enabled | Enabled | Disabled, Enabled | The onboard video controller can be disabled to allow the use of an offboard video card. |
| On Board SCSI | Enabled | Enabled | Disabled, Enabled | The onboard SCSI controller can be disabled to allow the use of an offboard SCSI card. |
| Plug and Play Aware O/S | No | No | No, Yes | This option indicates whether the operating system installed in the computer is Plug and Play-aware. AMIBIOS only detects and enables PnP ISA adapter cards which are required for system boot. The Windows 95 operating system is PnP-aware and detects and enables all other PnP-aware adapter cards. Set the option to No if the operating system (such as DOS, OS/2, Windows 3.x) does not use PnP. NOTE: You must set this option correctly or PnP-aware adapter cards installed in your computer will not be configured properly. |
| PCI Latency Timer (PCI Clocks) | 64 | 64 | 32, 64, 96, 128, 160, 192, 224, 248 | This option sets the latency of all PCI devices on the PCI Local Bus. The settings are in units equal to PCI clocks. |
| PCI VGA Palette Snoop | Disabled | Disabled | Disabled, Enabled | Palette snooping allows multiple VGA devices operating on different buses to handle data from the CPU on each set of palette registers on every video device, e.g., if there are two VGA devices in your system (one PCI and one ISA). Bit 5 of the command register in the PCI device configuration space is the VGA Palette Snoop bit (0 is disabled). This option must be set to Enabled if any ISA adapter card installed in the system requires VGA palette snooping. When set to Disabled, data read and written by the CPU is only directed to the PCI VGA device's palette registers. When set to Enabled, data read and written by the CPU is directed to both the PCI VGA device's palette registers and the ISA VGA device's palette registers, permitting the palette registers of both devices to be identical. |
| PCI IDE BusMaster | Disabled | Disabled | Disabled, Enabled | This option specifies whether the IDE controller on the PCI Local Bus has bus mastering capability. AMIBIOS can perform bus master transfers using scatter/gather DMA on the PCI IDE interface. No special drivers are needed, but the IDE drive must support PCI bus mastering. |
| OffBoard PCI IDE Card | Auto | Auto | Auto, Slot1, Slot2, Slot3, Slot4, Slot5, Slot6 | This option specifies the PCI expansion slot on the processor board where the offboard PCI IDE controller is installed, if any. If an offboard PCI IDE controller is used, the onboard IDE controller on the processor board is automatically disabled. If Auto is selected, AMIBIOS automatically determines the correct setting for this option. This option forces IRQ14 and IRQ15 to PCI slots on the PCI Local Bus. This is necessary to support non-compliant PCI IDE adapter cards. If this option is set to Auto, the OffBoard PCI IDE Primary IRQ and OffBoard PCI IDE Secondary IRQ options may not be modified. |
| OffBoard PCI IDE Primary IRQ | Disabled | Disabled | Disabled, INTA, INTB, INTC, INTD, | These options specify the PCI interrupts used by the primary and secondary IDE channels on the offboard PCI IDE controller. |
| OffBoard PCI IDE Secondary IRQ | Disabled | Disabled | Hardwired | If the OffBoard PCI IDE Card option described above is set to Auto, these options are not available. |
| DMA Channel 0 | Pnp | Pnp | Pnp, ISA/EISA | These options allow you to specify the bus type used by each DMA channel. |
| DMA Channel 1 | Pnp | Pnp | | |
| DMA Channel 3 | Pnp | Pnp |] | |
| DMA Channel 5 | Pnp | Pnp |] | |
| DMA Channel 6 | Pnp | Pnp | 1 | |
| DMA Channel 7 | Pnp | Pnp | | |
| IRQ5 | PCI/Pnp | PCI/Pnp | PCI/Pnp, ISA/EISA | These options indicate whether or not the specified interrupt request (IRQ) is available for use by the system for PCI/Plug and Play |
| IRQ9 | PCI/Pnp | PCI/Pnp | | features or is reserved for use by option cards on the ISA Bus. This allows you to specify IRQs for use by legacy ISA adapter cards. |
| IRQ10 | PCI/Pnp | PCI/Pnp | 1 | The IRQ setup options indicate whether AMIBIOS should remove an IRQ from the pool of available IRQs passed to BIOS |
| IRQ11 | PCI/Pnp | PCI/Pnp | 1 | configurable devices. The available IRQ pool is determined by reading the ESCD NVRAM. If more IRQs must be removed from the |
| IRQ15 | PCI/Pnp | PCI/Pnp | | pool, you can set the IRQ option to ISA/EISA. Onboard I/O is configurable by AMIBIOS; the IRQs used by onboard I/O are configured as PCI/PnP. NOTE: If the OnBoard IDE option on the Peripheral Setup screen is set to Secondary or Both, IRQ15 is assigned by the system and is not available to the user. |
| Reserved Memory Size | Disabled | Disabled | Disabled, 16k, 32k, 64k | This option specifies the size of the memory area reserved for legacy ISA adapter cards. If this option is set to Disabled, the Reserved Memory Address option is not available for modification. |
| Reserved Memory Address | C8000 | C8000 | C0000, C4000, C8000, CC000, D0000, D4000, D8000, DC000 | This option specifies the beginning address (in hexadecimal) of the ROM memory area reserved for use by legacy ISA adapter cards. If the Reserved Memory Size option is set to Disabled, this option is not available for modification. |

16.1.8 PERIPHERAL SETUP

The AMIBIOS allows automatic or manual setup of peripheral devices. The floppy drive controller, serial port, parallel port and IDE controller options on the Peripheral Management screen can each be set to Auto, which causes AMIBIOS to configure the peripherals automatically. When you set these options to values other than Auto, the values you set up manually are used by AMIBIOS when booting the system. AMIBIOS reports any I/O conflicts after displaying the BIOS Configuration Summary screen.

| Option | Optimal Defaults | Fail Safe Defaults | Available Settings | Description |
|---------------------------|-------------------------|--------------------|------------------------------------|---|
| OnBoard FDC | Auto | Auto | Auto, Disabled, Enabled | The onboard floppy drive controller may be enabled or disabled using this option. |
| | | | | found on the ISA Bus, the onboard floppy controller is enabled. |
| OnBoard Serial Port1 | Auto | Auto | Auto, Disabled, 3F8H, 2F8H, 3E8H, | Each of these options enables the specified serial port on the processor board and establishes the base I/O address for the port. |
| OnBoard Serial Port2 | Auto | Auto | 2E8H | When this option is set to Auto, AMIBIOS also attempts to avoid address conflicts. If the offboard serial ports are configured to specific starting I/O ports via jumper settings, AMIBIOS configures the onboard serial ports to avoid conflicts. AMIBIOS checks the ISA Bus for serial ports. Any offboard serial ports found on the ISA Bus are left at their assigned addresses. Serial Port1, the first onboard serial port, is configured with the first available address and Serial Port2, the second onboard serial port, is configured with the next available address. The default address assignment order is 3F8H, 2F8H, 3E8H, 2E8H. Note that this same assignment order is used by AMIBIOS to place the active serial port addresses in lower memory (BIOS data area) for configuration as logical COM devices. After all addresses have been assigned, any remaining onboard serial ports are disabled. For example, if there is one offboard serial port on the ISA Bus and its address is set to 2F8H, Serial Port1 is assigned address 3F8H and Serial Port2 is assigned address 3E8H. Configuration is then as follows: COM1 - Serial Port1 (at 3F8H), COM2 - offboard serial port (at 2F8H), COM3 - Serial Port2 (at 3E8H). If the OnBoard Serial Port2 option is set to Disabled, the Receiver Polarity and Transmitter Polarity options are not available for metable. |
| Descious Delecity | N In | New Incontrol | Non Incontrol Incontrol | modification. |
| Transmitter Polarity | Non-Inverted | Non-Inverted | Non-Inverted, Inverted | If the OnBoard Serial Port2 option is set to Disabled, this option is not available for modification. |
| OnBoard Parallel Port | Auto | Auto | Auto Disabled 378 278 3BC | This option applies the percent on the processor beard and establishes the base I/O address for the port |
| | | | Tulo, Disubled, 570, 270, 50C | The interrupt used by the Parallel Port may be assigned by a jumper setting. When this option is set to Auto, AMIBIOS checks the ISA Bus for offboard parallel ports. Any parallel ports found on the ISA Bus are left at their assigned addresses. The onboard Parallel Port is automatically configured with the first available address not used by an offboard parallel port. The default address assignment order is 3BCH, 378H, 278H. Note that this same assignment order is used by AMIBIOS to place the active parallel port addresses in lower memory (BIOS data area) for configuration as logical LPT devices. |
| Parallel Port Mode | EPP | Normal | Normal, EPP,ECP | This option specifies the parallel port mode. ECP and EPP are both bidirectional data transfer schemes which adhere to the IEEE P1284 specifications. Normal uses normal parallel port mode. EPP allows the parallel port to be used with devices which adhere to the Enhanced Parallel Port (EPP) specification. EPP uses the existing parallel port signals to provide asymmetric bidirectional data transfer driven by the host device. ECP allows the parallel port to be used with devices which adhere to the Extended Capabilities Port (ECP) specification. ECP uses the DMA protocol to achieve transfer rates of approximately 2.5MB/second. ECP provides symmetric bidirectional communication. |
| EPP Version | 1.9 | N/A | N/A, 1.9, 1.7 | This option specifies the Enhanced Parallel Port (EPP) specification number which is used in the system. It is only available if the Parallel Port Mode option is set to EPP. |
| Parallel Port IRQ | Auto | Auto | Auto, 5, 7 | This option specifies the interrupt request (IRQ) which is used by the parallel port. |
| Parallel Port DMA Channel | N/A | Auto | Auto, 0, 1, 3 | This option sets the DMA channel used by the parallel port. It is only available if the Parallel Port Mode option is set to ECP. |
| OnBoard IDE | Both | Both | Disabled, Primary, Secondary, Both | This option specifies the onboard integrated drive electronics (IDE) controller channel(s) to be used. NOTE: If this option is set to Secondary or Both, the system assigns interrupt request 15 (IRQ15). |

16.1.9 AUTO-DETECT HARD DISKS

Select Auto-Detect Hard Disks from the Main Menu to have AMIBIOS automatically detect the type and parameters of each IDE hard drive in your system. The parameters are reported on the Standard CMOS Setup screen.

AMIBIOS searches first for the primary master and slave hard disk drives, then for the secondary master and slave drives. If it can access a drive, it reads the disk parameters. It then searches the AMIBIOS drive type table for matching parameters to determine the disk type and displays both the type and parameters on the screen. If no matching parameters are found in the table, AMIBIOS specifies the type as "User" and fills in the parameter values it found on the drive. If it cannot access the drive or if it is not an IDE drive, AMIBIOS times out and specifies that the disk drive is "Not Installed."

NOTE

The auto detect feature displays disk parameter values as established by the drive manufacturer. If the drive has been formatted using any other values, accepting the auto detect values will cause erratic behavior. You must either reformat the drive to meet the manufacturer's specifications or use Standard CMOS Setup to enter parameters which match the current format of the drive.

If you do not want to accept the hard disk type and its associated parameters as reported by AMIBIOS or if the drive is "Not Installed," you may use Standard CMOS Setup to set up the correct parameters for the drive.

Once the parameters are correct for all of the drives, you may exit from the Standard CMOS Setup screen and save the settings in the CMOS.

16.1.10 CHANGE PASSWORDS

The Change Supervisor Password and Change User Password options on the AMIBIOS Setup Main Menu allow you to establish passwords, change the current passwords or disable the password prompts by entering null passwords. The passwords are stored in CMOS RAM.

Null passwords are the system default and are in effect if a password has not been assigned or if the CMOS has been corrupted. When null passwords are in effect, the password prompt is bypassed when you boot the system.

When a supervisor password or both supervisor and user passwords have been established, a current password is required (supervisor or user) each time the system boots or whenever an attempt is made to enter AMIBIOS Setup (depending on the setting of the Password Check option in the Advanced CMOS Setup). The following message is displayed:

Enter CURRENT Password: _

If an incorrect password is entered, the following screen displays:

Enter CURRENT Password: X Enter CURRENT Password:

You may try again to enter the correct password. If you enter the password incorrectly three times, the system responds in one of two different ways, depending on the value specified in the Password Check option on the Advanced CMOS Setup screen:

- 1. If the Password Check option is set to Setup, the system does not let you enter Setup, but does continue the booting process.
- 2. If the Password Check option is set to Always, the system locks and you must reboot. After rebooting, you will be requested to enter the password. Once the password has been entered correctly, you are allowed to continue.

16.1.10.1 Change Supervisor Password

If you have signed on under the user password, you cannot change the supervisor password.

If you select the Change Supervisor Password option for the first time, or if null passwords are in effect, the following window displays:

Enter new supervisor password: _

If a password has already been established, you are asked to enter the current password before being prompted to enter the new password.

Type the new password and press ENTER. The password cannot exceed six (6) characters in length. The screen does not display the characters as you type them.

After you have entered the new password, the following window displays:

Retype new supervisor password: _

Retype the new password.

If the password confirmation is miskeyed, AMIBIOS Setup displays the following message:

Incorrect password, press any key to continue

No retries are permitted; you must restart the procedure from the AMIBIOS Setup Main Menu.

If the password confirmation is entered correctly, the following message displays:

New supervisor password installed, press any key to continue

When you press any key, the screen returns to the AMIBIOS Setup Main Menu screen, which allows you to save the password change or exit from Setup without saving the new password. To save the new password in CMOS memory, be sure to select Save Settings and Exit.

If you save the changes when you exit AMIBIOS Setup, the password is stored in CMOS RAM. The next time the system boots, you are prompted for the password.

Be sure to keep a record of the new password each time it is changed. If you forget it, use the Password Clear jumper to reset it to the default (null password). See Section 6.2 of this manual for jumper settings.

16-19

16.1.10.2 Change User Password

The Change User Password function is accessible only if the supervisor password has been established previously.

If you select the Change User Password, the following window displays:

Enter new user password: _

Type the new password and press ENTER. The password cannot exceed six (6) characters in length. The screen does not display the characters as you type them.

After you have entered the new password, the following window displays:

Retype new user password: _

Retype the new password.

If the password confirmation is miskeyed, AMIBIOS Setup displays the following message:

Incorrect password, press any key to continue

No retries are permitted; you must restart the procedure from the AMIBIOS Setup Main Menu.

If the password confirmation is entered correctly, the following message displays:

New user password installed, press any key to continue

When you press any key, the screen returns to the AMIBIOS Setup Main Menu screen, which allows you to save the password change or exit from Setup without saving the new password. To save the new password in CMOS memory, be sure to select Save Settings and Exit.

If you save the changes when you exit AMIBIOS Setup, the password is stored in CMOS RAM. The next time the system boots, you are prompted for the password.

Be sure to keep a record of the new password each time it is changed. If you forget it, use the Change Supervisor Password function to reset passwords to the default (null passwords), as explained in the following section.

16-20

16.1.10.3 Disabling the Passwords

A supervisor password allows disabling of the supervisor and the user password (or only the user password), while an user password allows disabling of only the user password.

To disable supervisor password (and user password):

You may create null passwords using the Change Supervisor Password function. This will disable password checking so that the password prompt does not appear under any circumstances.

When prompted for the current supervisor password, enter the password and press ENTER. You will be asked for the new supervisior password: Press ENTER and the following message displays:

Supervisor password disabled, press any key to continue

When you press any key, the screen displays the following :

User password disabled, press any key to continue

When you press any key, the screen returns to the AMIBIOS Setup Main Menu, which allows you to save the password change or exit from Setup without saving the null password. To save the null passwords in CMOS memory, be sure to select Save Settings and Exit.

To disable only the user password:

Use the Change User Password function. You will be asked for the new user password: Press ENTER and the following message displays:

User password disabled, press any key to continue

When you press any key, the screen returns to the AMIBIOS Setup Main Menu. To save the null password in CMOS memory, be sure to select Save Settings and Exit.

16.1.11 LOADING OPTIMAL & FAIL SAFE SETTINGS

Each AMIBIOS Setup option has two default settings (Optimal and Fail Safe). These settings can be applied to all AMIBIOS Setup options when you select the appropriate auto configuration option from the AMIBIOS Setup Main Menu.

16.1.11.1 Auto Configuration with Optimal Settings

This option allows you to load the Optimal default settings. These settings are best-case values which should provide the best performance characteristics. If CMOS RAM is corrupted, the Optimal settings are loaded automatically.

If you select the Auto Configuration with Optimal Settings option, the following window displays:

Load high performance settings (Y/N)? N

You have two options:

Type "N" and press ENTER to leave the current values in effect. Type "Y" and press ENTER to load the Optimal default settings.

16.1.11.2 Auto Configuration with Fail Safe Settings

This option allows you to load the Fail Safe default settings when you cannot boot your computer successfully. These settings are more likely to configure a workable computer. They may not provide optimal performance, but are the most stable settings. You may use this option as a diagnostic aid if your system is behaving erratically. Select the Fail Safe settings and then try to diagnose the problem after the computer boots.

If you select the Auto Configuration with Fail Safe Settings option, the following window displays:

Load failsafe settings (Y/N)? N

You have two options:

Type "N" and press ENTER to leave the current values in effect. Type "Y" and press ENTER to load the Fail Safe default settings.

16.1.12 SAVING CONFIGURATIONS & EXITING AMIBIOS SETUP

You must exit the AMIBIOS Setup from the Main Menu. You can select Save Settings and Exit to store your changes in the CMOS and exit AMIBIOS Setup, or you can select Exit Without Saving to exit the Setup program without writing any changes to the CMOS.

16.1.12.1 Save Settings and Exit

The features selected and configured in the Setup screens are stored in the CMOS when this option is selected. The CMOS checksum is calculated and written to the CMOS. Control is then passed back to the AMIBIOS and the booting process continues, using the new CMOS values.

If you select the SAVE SETTINGS AND EXIT option, the following window displays:

Save current settings and exit (Y/N)? Y

You have two options:

- Type "N" and press ENTER to return to the AMIBIOS Setup Main Menu.
- Type "Y" and press ENTER to save the system parameters and continue with the booting process.

16.1.12.2 Exit Without Saving

This option passes control back to AMIBIOS without writing any changes to the CMOS.

If you select the EXIT WITHOUT SAVING option, the following window displays:

Quit without saving the current settings (Y/N) ? N

You have two options:

- Type "N" and press ENTER to return to the AMIBIOS Setup Main Menu.
- Type "Y" and press ENTER to continue with the booting process without saving any system parameters.

16.2 THE SCSISELECT CONFIGURATION UTILITY

When you power on and boot your system, if the Adaptec SCSISelect Configuration Utility is available, the following screen displays after the system completes the memory test and other post routines:

Press <Ctrl><A> for SCSISelect (TM) Utility!

Press CTRL + A to invoke the SCSISelect Configuration Utility.

The Adaptec SCSISelect Configuration Utility allows you to view and/or change the default configuration settings for the Ultra Wide SCSI adapter.

Follow the installation instructions provided with your SCSI peripheral device to install it in the host.



You should not "install" your SCSI hard disk type in AMIBIOS Setup (only your IDE hard disk).

🔊 NOTE

Each device being installed must be assigned a unique identifier called a SCSI Target ID (this is done through the SCSISelect Configuration Utility). The lower the ID, the lower the priority level to the device in the SCSI subsystem. The host adaptor is usually assigned the highest priority level (i.e. 7). Table 16-2 lists common SCSI Target IDs.

TABLE 16-2: Common SCSI Target IDs

| SCSI Devices | Common Used IDs |
|--------------|-----------------|
| Host Adaptor | 7 |
| Hard Disks | 0,1,2,3 |
| CD-ROM | 4,5 |
| Tape Drive | 5,6 |

17. INSTALLING DRIVERS

17.1 SCSI DRIVERS

The EZ-SCSI software available on the SCSI Utility Disk 1 allows you to install the appropriate driver for your specific operating system.

17.2 VIDEO DRIVERS

The Video Controller has specific video drivers for various operating systems and software. To install these drivers, you must use the Utility Disk containing the video drivers for your operating system. With the Utility Disk in your floppy drive, run the installation program found on the diskette (e.g., SETUP or INSTALL).

17.3 ETHERNET DRIVERS

The Ethernet controller has specific drivers for various operating systems and software. To install these drivers, you must use the Utility Disk containing the Ethernet drivers for your operating system. With the Utility Disk in your floppy drive, run the installation program found on the diskette (e.g., SETUP or INSTALL).

The Ethernet controller on the PCI-942 resides on the PCI bus and is therefore Plug and Play by default. No manual configuration is required.

Once the proper Ethernet driver is installed, the onboard Plug and Play BIOS and the driver automatically allocate resources for the Ethernet device.

NOTE

To install Win95 drivers for Ethernet, you can also follow the procedure given in the README.TXT file on the "PCI-942 Ethernet & Utilities" diskette.

For other operating system drivers and installation instructions, or for more information, contact TEKNOR's Technical Support department.

18. UPDATING OR RESTORING BIOS IN FLASH

The BIOS chip is a boot block Flash device. The Boot-Block Flash device contains a non-erasable boot-strap loader which can reprogram the device with a BIOS file from a floppy drive diskette.

All PCI-942 BIOSs are stored in the Boot-Block Flash device. If you need to update or restore the PCI-942 BIOSs in the Boot-Block Flash, follow this procedure:

- 1. Copy the BIOS file B942_xx.rom to a floppy diskette. To get the BIOS file, you only have to access TEKNOR's website (http://www.teknor.com) into support and services and select your product (TEK942).
- 2. Rename the BIOS file named B942_xx.rom to AMIBOOT.ROM.
- 3. Insert the floppy diskette into drive A of the system you are upgrading with the BIOS file.
- 4. Power on the system and immediately press the CTRL-HOME keys in combination and keep them down. The computer should begin reading the floppy diskette immediately. No normal self-test occurs while it copies AMIBOOT.ROM to the flash BIOS chip. When finished copying, release the CTRL-HOME keys (this step should take only a few seconds).
- 5. Boot-up will proceed. Remove the diskette from drive A and power down the system.
- 6. Short jumper JU12 (CMOS Clear) with a jumper cap (we suggest you temporarily use the one on JU7). With JU12 jumpered, power on the system for a few seconds, which causes the CPU to initialize CMOS memory.
- 7. Power off the system. Remove JU12 (put it back on JU7, if that is were it was) and power on the system.
- 8. The new BIOS will force you into AMIBIOS Setup.
- 9. You must at least restore the date and time, plus any other changes you normally make from the default settings.
- 10. Exit from AMIBIOS Setup using the F10 key and save the changes.
- 11. When you finally boot, the new BIOS file will be active.



APPENDIXES

- A. BOARD SPECIFICATIONS
- B. BOARD DIAGRAMS
- C. CONNECTOR LOCATION & PINOUTS
- D. LIST OF APPROVED VENDORS
- E. I/O MAP
- F. MEMORY MAP
- G. IRQ LINES
- H. DMA CHANNELS
- I. BIOS SETUP ERROR CODES



A. BOARD SPECIFICATIONS

A.1 ELECTRICAL

- Conforms to the electrical specifications in the IEEE P996 Bus Specification (PC/AT) and the PCI Local Bus Specification Revision 2.1.
- Supply Current:

| TABLE | A-1: | Supply | Current |
|-------|------|--------|---------|
|-------|------|--------|---------|

| Supply Current * | Pentium II 233MHz | Pentium II 266MHz | Pentium II 300MHz | Pentium II 333MHz |
|------------------|----------------------|----------------------|----------------------|----------------------|
| +5V Typical | 8A | 8.5A | 9.25A | |
| -12V Typical | 100mA | 100mA | 100mA | To be determined |
| +12V Typical | 340mA | 350mA | 360mA | |

* Measured with 32MB System DRAM memory and 512KB cache memory.

A.2 MECHANICAL

- Please refer to Mechanical Specifications in Appendix B.3.
- Dimensions: 13.33 in. x 4.80 in. / 338.5 mm x 121.9 mm.

A.3 ENVIRONMENTAL

- Operating Temperature: 0 to 60 °C (heatsink and fan), calculated with typical power consumption.
- Storage Temperature: Ambient temperature range of -40 °C to +70 °C.
- Maximum Noncondensing Relative Humidity: 90%.

A.4 RELIABILITY

• To be announced.

B. BOARD DIAGRAMS

B.1 PCI-942 BLOCK DIAGRAM

DIAGRAM B-1: PCI-942 Block Diagram



B.2 PCI-942 CONFIGURATION DIAGRAM

DIAGRAM B-2: PCI-942 Configuration Diagram



B.3 PCI-942 MECHANICAL SPECIFICATIONS DIAGRAM

DIAGRAM B-3: PCI-942 Mechanical Specifications



2.2 inches height restriction

C. CONNECTOR LOCATION & PINOUTS

C.1 LOCATION OF CONNECTORS ON THE PCI-942

Diagram C-1 shows the connector locations on the PCI-942.

DIAGRAM C-1: PCI-942 Connector Locations



C.2 CONNECTOR PINOUTS

TABLE C-1: Keylock Connector (P2) - Pinout

| Pin Number | Signal Flow | Signal |
|------------|-------------|------------------------|
| 1 | - | LED POWER |
| 2 | - | KEY (Not Composted) |
| | | (Not Connected) |
| 3 | - | GND |
| 4 | Ι | KEYLOCK DATA |
| 5 | - | GND |

| Pin Number | Signal Flow | Signal | Pin Number | Signal Flow | Signal |
|---------------|----------------|--------|---------------|----------------|-------------------|
| 1 | - | GND | 2 | 0 | DRV DENS. SEL. 0* |
| 3 | - | GND | 4 | - | Not Connected |
| 5 | - | GND | 6 | - | Not Connected |
| 7 | - | GND | 8 | Ι | INDEX* |
| 9 | - | GND | 10 | 0 | MOTOR ON 0,1* |
| 11 | - | GND | 12 | 0 | DRIVE SELECT B* |
| 13 | - | GND | 14 | 0 | DRIVE SELECT A* |
| 15 | - | GND | 16 | 0 | MOTOR ON 2* |
| 17 | - | GND | 18 | 0 | DIR CONTROL* |
| 19 | - | GND | 20 | 0 | STEP* |
| 21 | - | GND | 22 | 0 | WRITE DATA* |
| 23 | - | GND | 24 | 0 | WRITE ENABLE* |
| 25 | - | GND | 26 | Ι | TRACK 0* |
| 27 | - | GND | 28 | Ι | WRITE PROTECT* |
| 29 | - | GND | 30 | Ι | READ DATA* |
| 31 | - | GND | 32 | 0 | HEAD SELECT* |
| 33 | - | GND | 34 | Ι | DSKCHG* |

TABLE C-3: Keyboard Connector (P4) - Pinout

| Pin Number | Signal Flow | Signal |
|------------|-------------|--------------------------|
| 1 | I/O | KBD DATA |
| 2 | - | Reserved |
| 3 | - | GND |
| 4 | - | KBD POWER (+5V fused) |
| 5 | I/O | KBC CLOCK |
| 6 | - | Reserved |

| TABLE C-4: Keyboard Header (P4A) - Pinout |
|---|
|---|

| Pin Number | Signal Flow | Signal |
|------------|-------------|--------------------------|
| 1 | I/O | KBC CLOCK |
| 2 | I/O | KBD DATA |
| 3 | - | KEY (Not Connected) |
| 4 | - | KBD GND |
| 5 | - | KBD POWER (+5V fused) |

 TABLE C-5:
 Speaker Port Header (P5) - Pinout

| Pin Number | Signal Flow | Signal |
|------------|-------------|------------------------|
| 1 | 0 | SPEAKER DATA |
| 2 | - | KEY (Not Connected) |
| 3 | - | GND |
| 4 | - | +5V |

TABLE C-6: Combo I/O Header (P5A) - Pinout

| Pin Number | Signal Flow | Signal |
|------------|-------------|---------------|
| 1 | Ι | RESET |
| 2 | - | GND |
| 3 | - | Not Connected |
| 4 | I/O | KBD CLOCK |
| 5 | I/O | KBD DATA |
| 6 | Ι | KBD LOCK DATA |
| 7 | - | KBD POWER |
| | | (+5V fused) |
| 8 | 0 | SPEAKER DATA |

TABLE C-7: Serial Port 1 - (P6) RS-232 - Pinout

| Pin Number | | | | | _ | Pin Number |
|-------------|--------|---|--|----|---|---------------|
| Signal Flow | | | | | | Signal Flow |
| Signal | Signal | | | | | Signal |
| DCD 1* | Ι | 1 | | 2 | Ι | DSR 1* |
| RXD 1* | Ι | 3 | | 4 | 0 | RTS 1* |
| TXD 1 | 0 | 5 | | 6 | Ι | CTS 1* |
| DTR 1* | 0 | 7 | | 8 | Ι | RI 1* |
| GND | - | 9 | | 10 | - | Not Connected |

* Active low signal

TABLE C-8: Serial Port 2 - (P7) RS-232 - Pinout

| Pin Number | | | | | | Pin Number |
|-------------|--------|---|--|----|---|---------------|
| Signal Flow | | | | | | Signal Flow |
| Signal | Signal | | | | | Signal |
| DCD 2* | Ι | 1 | | 2 | Ι | DSR 2* |
| RXD 2* | Ι | 3 | | 4 | 0 | RTS 2* |
| TXD 2 | 0 | 5 | | 6 | Ι | CTS 2* |
| DTR 2* | 0 | 7 | | 8 | Ι | RI 2* |
| GND | - | 9 | | 10 | - | Not Connected |

| Pin Number | Signal Flow | Signal | Pin Number | Signal Flow | Signal |
|---------------|----------------|------------|---------------|----------------|---------------|
| 1 | 0 | STROBE | 2 | 0 | AUTO FEED XT |
| 3 | I/O | DATA BIT 0 | 4 | Ι | ERROR |
| 5 | I/O | DATA BIT 1 | 6 | 0 | INIT |
| 7 | I/O | DATA BIT 2 | 8 | 0 | SELECT IN |
| 9 | I/O | DATA BIT 3 | 10 | - | GND |
| 11 | I/O | DATA BIT 4 | 12 | - | GND |
| 13 | I/O | DATA BIT 5 | 14 | - | GND |
| 15 | I/O | DATA BIT 6 | 16 | - | GND |
| 17 | I/O | DATA BIT 7 | 18 | - | GND |
| 19 | Ι | ACK | 20 | - | GND |
| 21 | Ι | BUSY | 22 | - | GND |
| 23 | Ι | PAPER END | 24 | - | GND |
| 25 | Ι | SELECT | 26 | - | Not Connected |

TABLE C-9: Parallel Port Header (P8) - Standard Mode

| Pin Number | Signal Flow | Signal | Pin Number | Signal Flow | Signal |
|---------------|----------------|---------------|---------------|----------------|---------------|
| 1 | 0 | WRITE | 2 | 0 | DATASTB |
| 3 | I/O | DATA BIT 0 | 4 | - | Not Connected |
| 5 | I/O | DATA BIT 1 | 6 | - | Not Connected |
| 7 | I/O | DATA BIT 2 | 8 | 0 | ADDRSTRB |
| 9 | I/O | DATA BIT 3 | 10 | - | GND |
| 11 | I/O | DATA BIT 4 | 12 | - | GND |
| 13 | I/O | DATA BIT 5 | 14 | - | GND |
| 15 | I/O | DATA BIT 6 | 16 | - | GND |
| 17 | I/O | DATA BIT 7 | 18 | - | GND |
| 19 | Ι | INTR | 20 | - | GND |
| 21 | Ι | WAIT | 22 | - | GND |
| 23 | - | Not Connected | 24 | - | GND |
| 25 | - | Not Connected | 26 | - | Not Connected |

| Pin Number | Signal Flow | Signal | Pin Number | Signal Flow | Signal |
|------------|----------------|---------------------------------|---------------|----------------|--------------------------|
| 1 | 0 | STROBE | 2 | 0 | AUTO FEED XT, |
| | | | | | HOSTACK ² |
| 3 | I/O | DATA BIT 0 | 4 | Ι | FAULT ¹ , |
| | | | | | PERIPHRQST ² |
| 5 | I/O | DATA BIT 1 | 6 | 0 | INIT ¹ , |
| | | | | | REVERSERQST ² |
| 7 | I/O | DATA BIT 2 | 8 | 0 | SELECT IN ^{1,2} |
| 9 | I/O | DATA BIT 3 | 10 | - | GND |
| 11 | I/O | DATA BIT 4 | 12 | - | GND |
| 13 | I/O | DATA BIT 5 | 14 | - | GND |
| 15 | I/O | DATA BIT 6 | 16 | - | GND |
| 17 | I/O | DATA BIT 7 | 18 | - | GND |
| 19 | Ι | ACK | 20 | - | GND |
| 21 | Ι | BUSY, PERIPHACK ² | 22 | - | GND |
| 23 | Ι | PERROR, | 24 | - | GND |
| | | ACKREVERSE ² | | | |
| 25 | Ι | SELECT | 26 | - | Not Connected |

TABLE C-11: Parallel Port Connector (P8) - ECP Mode

Compatible Mode High Speed Mode 1 2

NOTE

For more information on the ECP protocol, please refer to the Extended Capabilities Port Protocol and ISA Interface Standard (available from Microsoft Corporation) or contact our Technical Support department.

| Pin Number | Signal Flow | Signal |
|------------|-------------|--------------------------|
| 1 | I/O | MOUSE DATA |
| 2 | - | Reserved |
| 3 | - | GND |
| 4 | - | KBD POWER (+5V fused) |
| 5 | I/O | MOUSE CLOCK |
| 6 | - | Reserved |

TABLE C-12: PS/2 Mouse Connector (P9) - Pinout

| TABLE | C-13: | PS/2 | Mouse | Header | (P9A) | - Pinout |
|-------|-------|------|-------|--------|-------|----------|
| | | | | | | |

| Pin Number | Signal Flow | Signal |
|------------|-------------|--------------------------|
| 1 | I/O | MOUSE DATA |
| 2 | - | Reserved |
| 3 | - | KBD GND |
| 4 | - | KBD POWER (+5V fused) |
| 5 | I/O | MOUSE CLOCK |
| 6 | - | Reserved |

| TABLE (| C-14: | External | Reset | Header | (P10 |) - | Pinout |
|---------|-------|----------|-------|--------|------|-----|--------|
|---------|-------|----------|-------|--------|------|-----|--------|

| Pin Number | Signal Flow | Signal |
|------------|-------------|------------|
| 1 | Ι | EXT RESET* |
| 2 | - | GND |

| Pin Number | Signal Flow | Signal | Pin Number | Signal Flow | Signal |
|------------|-------------|---------|------------|-------------|---------------|
| 1 | 0 | RESET | 2 | - | GND |
| 3 | I/O | DATA 7 | 4 | I/O | DATA 8 |
| 5 | I/O | DATA 6 | 6 | I/O | DATA 9 |
| 7 | I/O | DATA 5 | 8 | I/O | DATA 10 |
| 9 | I/O | DATA 4 | 10 | I/O | DATA 11 |
| 11 | I/O | DATA 3 | 12 | I/O | DATA 12 |
| 13 | I/O | DATA 2 | 14 | I/O | DATA 13 |
| 15 | I/O | DATA 1 | 16 | I/O | DATA 14 |
| 17 | I/O | DATA 0 | 18 | I/O | DATA 15 |
| 19 | - | GND | 20 | - | Not Connected |
| 21 | Ι | DRQ 0 | 22 | - | GND |
| 23 | 0 | IOW | 24 | - | GND |
| 25 | 0 | IOR | 26 | - | GND |
| 27 | Ι | IORDY | 28 | - | +5V |
| 29 | 0 | DACK 0 | 30 | - | GND |
| 31 | Ι | IRQ 14 | 32 | - | IOCS16 |
| 33 | 0 | ADD 1 | 34 | - | GND |
| 35 | 0 | ADD 0 | 36 | 0 | ADD 2 |
| 37 | 0 | CS 1P | 38 | 0 | CS 3P |
| 39 | Ι | IDEACTP | 40 | - | GND |

TABLE C-15: Primary Enhanced IDE Connector (P11) - Pinout

| TABLE | C-16: | Secondary | Enhanced | IDE | Connector | (P11A) | - Pinout |
|-------|-------|-----------|----------|-----|-----------|--------|----------|
|-------|-------|-----------|----------|-----|-----------|--------|----------|

| Pin Number | Signal Flow | Signal | Pin Number | Signal Flow | Signal |
|------------|-------------|---------|------------|-------------|---------------|
| 1 | 0 | RESET | 2 | - | GND |
| 3 | I/O | DATA 7 | 4 | I/O | DATA 8 |
| 5 | I/O | DATA 6 | 6 | I/O | DATA 9 |
| 7 | I/O | DATA 5 | 8 | I/O | DATA 10 |
| 9 | I/O | DATA 4 | 10 | I/O | DATA 11 |
| 11 | I/O | DATA 3 | 12 | I/O | DATA 12 |
| 13 | I/O | DATA 2 | 14 | I/O | DATA 13 |
| 15 | I/O | DATA 1 | 16 | I/O | DATA 14 |
| 17 | I/O | DATA 0 | 18 | I/O | DATA 15 |
| 19 | - | GND | 20 | - | Not Connected |
| 21 | Ι | DRQ 1 | 22 | - | GND |
| 23 | 0 | IOW | 24 | - | GND |
| 25 | 0 | IOR | 26 | - | GND |
| 27 | Ι | IORDY | 28 | - | +5V |
| 29 | 0 | DACK 1 | 30 | - | GND |
| 31 | Ι | MIRQ 0 | 32 | - | IOCS16 |
| 33 | 0 | ADD 1 | 34 | - | GND |
| 35 | 0 | ADD 0 | 36 | 0 | ADD 2 |
| 37 | 0 | CS 1S | 38 | 0 | CS 3S |
| 39 | Ι | IDEACTS | 40 | - | GND |

| Pin Number | Signal Flow | Signal |
|------------|-------------|-------------|
| 1 | - | +5V Pull-up |
| 2 | 0 | HD LED |
| 3 | 0 | HD LED |
| 4 | - | +5V Pull-up |

TABLE C-17: Hard Drive LED Header (P12) - Pinout

| Pin Number | Signal | Pin Number | Signal |
|------------|---------------|------------|---------------|
| 1 | GND | 35 | SDB12 |
| 2 | GND | 36 | SDB13 |
| 3 | GND | 37 | SDB14 |
| 4 | GND | 38 | SDB15 |
| 5 | GND | 39 | SDBPH |
| 6 | GND | 40 | SDB0 |
| 7 | GND | 41 | SDB1 |
| 8 | GND | 42 | SDB2 |
| 9 | GND | 43 | SDB3 |
| 10 | GND | 44 | SDB4 |
| 11 | GND | 45 | SDB5 |
| 12 | GND | 46 | SDB6 |
| 13 | GND | 47 | SDB7 |
| 14 | GND | 48 | SDBP |
| 15 | GND | 49 | GND |
| 16 | GND | 50 | GND |
| 17 | Term Power | 51 | Term Power |
| 18 | Term Power | 52 | Term Power |
| 19 | Not Connected | 53 | Not Connected |
| 20 | GND | 54 | GND |
| 21 | GND | 55 | SATN |
| 22 | GND | 56 | GND |
| 23 | GND | 57 | SBSY |
| 24 | GND | 58 | SACK |
| 25 | GND | 59 | SRST |
| 26 | GND | 60 | SMSG |
| 27 | GND | 61 | SSEL |
| 28 | GND | 62 | SCD |
| 29 | GND | 63 | SREQ |
| 30 | GND | 64 | SIO |
| 31 | GND | 65 | SDB8 |
| 32 | GND | 66 | SDB9 |
| 33 | GND | 67 | SDB10 |
| 34 | WIDEPS | 68 | SDB11 |

TABLE C-18: PCI Ultra Wide SCSI Interface Connector (P13) - Pinout

| Pin Number | Signal Flow | Signal | Pin Number | Signal Flow | Signal | Pin Number | Signal Flow | Signal |
|---------------|----------------|------------------|---------------|----------------|------------------|---------------|----------------|------------------|
| 1 | 0 | RED | 6 | - | ANALOG GND | 11 | - | Not Connected |
| 2 | 0 | GREEN | 7 | - | ANALOG GND | 12 | 0 | I2CDATA |
| 3 | 0 | BLUE | 8 | - | ANALOG GND | 13 | 0 | RHSYNC |
| 4 | - | Not Connected | 9 | - | Not Connected | 14 | 0 | RVSYNC |
| 5 | - | GND | 10 | - | GND | 15 | 0 | I2CCLK |

 TABLE C-19: PCI SVGA Interface Connector (P15) - Pinout

| TABLE C-20: | Ethernet 10Bas | e-T/100Base-T | RJ-45 Con | nector (P16 | 6) - Pinout |
|-------------|----------------|---------------|-----------|-------------|-------------|
|-------------|----------------|---------------|-----------|-------------|-------------|

| Pin Number | Signal Flow | Signal | Pin Number | Signal Flow | Signal |
|---------------|----------------|---------------|---------------|----------------|---------------|
| 1 | 0 | TD+ | 2 | 0 | TD- |
| 3 | Ι | RX+ | 4 | - | Not Connected |
| 5 | - | Not Connected | 6 | Ι | RX- |
| 7 | - | Not Connected | 8 | - | Not Connected |

| Pin Number | Signal Flow | Signal | Pin Number | Signal Flow | Signal |
|---------------|----------------|------------|---------------|----------------|------------|
| 1 | - | +5V-USB0 | 2 | - | +5V-USB1 |
| 3 | I/O | USB0- | 4 | I/O | USB1- |
| 5 | I/O | USB0+ | 6 | I/O | USB1+ |
| 7 | - | GND-USB0 | 8 | - | GND-USB1 |
| 9 | - | SHIELD GND | 10 | - | SHIELD GND |

TABLE C-22: System Hardware Monitor Header (P18) - Pinout

| Pin Number | Signal |
|------------|--------------------------------|
| 1 | GND |
| 2 | GPO (General Purpose Output) |
| 3 | CI (Chassis Intrusion Input) |
| 4 | FAN2 (Fan 2 Tachometer Input) |
| 5 | FAN1 (Fan 1 Tachometer Input) |
| 6 | OS# (Temperature Sense Output) |

TABLE C-23: CPU Fan Header (P19) - Pinout

| Pin Number | Signal |
|------------|----------|
| 1 | GND |
| 2 | +12V |
| 3 | Fan Tach |

TABLE C-24: PCI Bus Connector (A1-A30 and B1-B30)

A SIDE

B SIDE

| I/O PIN | Signal Name | I/O | I/O PIN | Signal Name | I/O |
|---------|---------------|-----|---------|---------------|-----|
| A1 | VCC (+5V) | - | B1 | -12V | - |
| A2 | +12V | - | B2 | Not Connected | - |
| A3 | Not Connected | - | B3 | GND | - |
| A4 | TD | - | B4 | TD | - |
| A5 | VCC | - | B5 | VCC (+5V) | - |
| A6 | INTA* | Ι | B6 | VCC (+5V) | - |
| A7 | INTC* | Ι | B7 | INTB* | Ι |
| A8 | VCC (+5V) | - | B8 | INTD* | I |
| A9 | P CLK4-Slot 3 | 0 | B9 | REQ3* | I |
| A10 | VCC (+5V) | - | B10 | REQ1* | I |
| A11 | P CLK4-Slot 4 | 0 | B11 | GNT3* | 0 |
| A12 | GND | - | B12 | GND | - |
| A13 | GND | - | B13 | GND | - |
| A14 | GNT1* | 0 | B14 | P CLK3-Slot 1 | 0 |
| A15 | P RST* | 0 | B15 | GND | - |
| A16 | VCC (+5V) | - | B16 | P CLK3-Slot 2 | 0 |
| A17 | CON_GNT0* | 0 | B17 | GND | - |
| A18 | GND | - | B18 | CON_REQ0* | Ι |
| A19 | REQ2* | Ι | B19 | VCC (+5V) | - |
| A20 | AD30 | I/O | B20 | AD31 | I/O |
| A21 | Not Connected | - | B21 | AD29 | I/O |
| A22 | AD28 | I/O | B22 | GND | - |
| A23 | AD26 | I/O | B23 | AD27 | I/O |
| A24 | GND | - | B24 | AD25 | I/O |
| A25 | AD24 | I/O | B25 | Not Connected | - |
| A26 | GNT2* | 0 | B26 | C/BE3* | I/O |
| A27 | Not Connected | - | B27 | AD23 | I/O |
| A28 | AD22 | I/O | B28 | GND | - |
| A29 | AD20 | I/O | B29 | AD21 | I/O |
| A30 | GND | - | B30 | AD19 | I/O |

TABLE C-25: PCI Bus Connector (A31-A62 and B31-B62)

A SIDE

B SIDE

| I/O PIN | Signal Name | I/O | I/O PIN | Signal Name | I/O |
|---------|---------------|-----|---------|---------------|-----|
| A31 | AD18 | I/O | B31 | Not Connected | - |
| A32 | AD16 | I/O | B32 | AD17 | I/O |
| A33 | Not Connected | - | B33 | C/BE2* | I/O |
| A34 | FRAME* | 0 | B34 | GND | - |
| A35 | GND | - | B35 | IRDY* | 0 |
| A36 | TRDY* | Ι | B36 | Not Connected | - |
| A37 | GND | - | B37 | DEVSEL* | Ι |
| A38 | STOP* | Ι | B38 | GND | - |
| A39 | Not Connected | - | B39 | PLOCK* | I/O |
| A40 | SDONE | I/O | B40 | PERR* | I/O |
| A41 | SBO* | I/O | B41 | Not Connected | - |
| A42 | GND | - | B42 | SERR* | I/O |
| A43 | PAR | I/O | B43 | Not Connected | - |
| A44 | AD15 | I/O | B44 | C/BE1* | I/O |
| A45 | Not Connected | - | B45 | AD14 | I/O |
| A46 | AD13 | I/O | B46 | GND | - |
| A47 | AD11 | I/O | B47 | AD12 | I/O |
| A48 | GND | - | B48 | AD10 | I/O |
| A49 | AD9 | I/O | B49 | GND | - |
| A50 | Connector Key | - | B50 | Connector Key | - |
| A51 | Connector Key | - | B51 | Connector Key | - |
| A52 | C/BE0* | I/O | B52 | AD8 | I/O |
| A53 | Not Connected | - | B53 | AD7 | I/O |
| A54 | AD6 | I/O | B54 | Not Connected | - |
| A55 | AD4 | I/O | B55 | AD5 | I/O |
| A56 | GND | - | B56 | AD3 | I/O |
| A57 | AD2 | I/O | B57 | GND | - |
| A58 | AD0 | I/O | B58 | AD1 | I/O |
| A59 | VCC (+5V) | - | B59 | VCC (+5V) | - |
| A60 | REQ64* | I/O | B60 | ACK64* | I/O |
| A61 | VCC (+5V) | - | B61 | VCC (+5V) | - |
| A62 | VCC (+5V) | - | B62 | VCC (+5V) | - |

TABLE C-26: ISA Bus Connector

| A Side | | | B Side | | | |
|---------|-------------|-----|---------|-----------------|-----|--|
| I/O Pin | Signal Name | I/O | I/O Pin | Signal Name | I/O | |
| A1 | IOCHK* | Ι | B1 | GND | - | |
| A2 | SD7 | I/O | B2 | RESET DRV | 0 | |
| A3 | SD6 | I/O | B3 | +5V | - | |
| A4 | SD5 | I/O | B4 | IRQ9 | Ι | |
| A5 | SD4 | I/O | B5 | -5V | - | |
| A6 | SD3 | I/O | B6 | DRQ2 | I | |
| A7 | SD2 | I/O | B7 | -12V | - | |
| A8 | SD1 | I/O | B8 | NOWS* | Ι | |
| A9 | SD0 | I/O | B9 | +12V | - | |
| A10 | IOCHRDY | Ι | B10 | GND | - | |
| A11 | AEN | 0 | B11 | SMEMW* | 0 | |
| A12 | SA19 | I/O | B12 | SMEMR* | 0 | |
| A13 | SA18 | I/O | B13 | IOW* | I/O | |
| A14 | SA17 | I/O | B14 | IOR* | I/O | |
| A15 | SA16 | I/O | B15 | DACK3* | 0 | |
| A16 | SA15 | I/O | B16 | DRQ3 | I | |
| A17 | SA14 | I/O | B17 | DACK1* | 0 | |
| A18 | SA13 | I/O | B18 | DRQ1 | Ι | |
| A19 | SA12 | I/O | B19 | REFRESH* | I/O | |
| A20 | SA11 | I/O | B20 | SYSCLK | 0 | |
| A21 | SA10 | I/O | B21 | IRQ7 | Ι | |
| A22 | SA9 | I/O | B22 | IRQ6 | I | |
| A23 | SA8 | I/O | B23 | IRQ5 | Ι | |
| A24 | SA7 | I/O | B24 | IRQ4 | Ι | |
| A25 | SA6 | I/O | B25 | IRQ3 | Ι | |
| A26 | SA5 | I/O | B26 | DACK2* | 0 | |
| A27 | SA4 | I/O | B27 | T/C | 0 | |
| A28 | SA3 | I/O | B28 | BALE | 0 | |
| A29 | SA2 | I/O | B29 | +5V | - | |
| A30 | SA1 | I/O | B30 | OSC | 0 | |
| A31 | SA0 | I/O | B31 | GND | - | |

I/O

I

I

I

I

I

I

Ι

0

I 0

I

0

Ι

0

I

_

I

_

TABLE C-27: ISA Bus Connector

| C Side | | | D Side | 9 |
|---------|-------------|-----|---------|-------------|
| I/O Pin | Signal Name | I/O | I/O Pin | Signal Name |
| C1 | SBHE* | I/O | D1 | MEMCS16* |
| C2 | LA23 | I/O | D2 | IOCS16* |
| C3 | LA22 | I/O | D3 | IRQ10 |
| C4 | LA21 | I/O | D4 | IRQ11 |
| C5 | LA20 | I/O | D5 | IRQ12 |
| C6 | LA19 | I/O | D6 | IRQ15 |
| C7 | LA18 | I/O | D7 | IRQ14 |
| C8 | LA17 | I/O | D8 | DACK0* |
| C9 | MEMR* | I/O | D9 | DRQ0 |
| C10 | MEMW* | I/O | D10 | DACK5* |
| C11 | SD8 | I/0 | D11 | DRQ5 |
| C12 | SD9 | I/O | D12 | DACK6* |
| C13 | SD10 | I/O | D13 | DRQ6 |
| C14 | SD11 | I/O | D14 | DACK7* |
| C15 | SD12 | I/O | D15 | DRQ7 |
| C16 | SD13 | I/O | D16 | +5V |
| C17 | SD14 | I/O | D17 | MASTER16* |
| C18 | SD15 | I/O | D18 | GND |

D. LIST OF APPROVED VENDORS

The following is list of recommended devices and connectors for use on the PCI-942. Many other modes are available and function equally well. Users are encouraged to check with their local distributors for comparable substitutes.

D.1 RECOMMENDED DRAM DEVICES

Recommended DRAM devices for the BANK1 and BANK0 168-pin sockets have these features:

- 3.3V only, single-sided or double-sided, must have gold fingers.
- Synchronous DRAM (SDRAM) or Extended Data Out (EDO).
- Unbuffered 4-clock 100MHz (SDRAM); 60ns (EDO).
- Serial Presence Detect (SPD) EPROM.
- 64-bit or 72-bit DIMMs.
- Error Checking and Correction (ECC) or parity bit, with 72-bit DIMMs.
- JEDEC MO-161 compliant.

Consult the following list to see examples of recommended DRAM devices on the PCI-942.

| DIMM | VENDOR | PART NUMBER |
|---|--------------------|---------------|
| 2M*72 (ED0) 16MB modules (SPD EPROM, ECC) | ROCKY MOUNTAIN RAM | 2x72CEQ |
| 4M*72 (SDRAM) 32MB modules | ROCKY MOUNTAIN RAM | 4x72CQ2x8S4E |
| 4M*72 (ED0) 32MB modules (SPD EPROM, ECC) | ROCKY MOUNTAIN RAM | 4x72CEQ |
| 8M*72 (ED0) 64MB modules (SPD EPROM, ECC) | ROCKY MOUNTAIN RAM | 8x72CEQ |
| 16M*72 (SDRAM) 128MB modules | ROCKY MOUNTAIN RAM | 16x72CQ8x8S4E |
| 16M*72 (ED0) 128MB modules (SPD EPROM, ECC) | ROCKY MOUNTAIN RAM | 16x72CEQ |

| TABLE D-1 | : Recommended | DRAM Devices | on the PCI-9 |)42 |
|------------------|---------------|---------------------|--------------|-----|
|------------------|---------------|---------------------|--------------|-----|
D.2 INTERFACE CONNECTORS

The following connectors are recommended for interfacing with the I/O devices. The parts shown here do not have a strain relief but one may be added.

| Connector | Recommended Mating Part | | |
|-----------------------------|---|--|--|
| Keylock (P2) | Leoco 25305050013 (connector), Leoco 2533 TCB00A0 (crimp). | | |
| Floppy Disk (P3) | Amp 746285-8 [499252-6*], Robinson Nugent IDS-C34PK-TG, Thomas & Betts 622-3430 [622-3441*]. (34-pin flat cable connector). | | |
| Keyboard (P4A) | Leoco 25305050013 (connector), Leoco 2533 TCB00A0 (crimp). | | |
| Speaker (P5) | Molex 22-01-3047 (connector), Molex 08-50-0114 (crimp). | | |
| Combo I/O (P5A) | Molex 09-50-3081 (connector), Molex 08-050-0114 (crimp). | | |
| Serial Ports 1 & 2 (P6, P7) | Amp 746285-1 [499252-5*], Robinson Nugent IDS-C10PK-TG, Thomas & Betts 622-1030 [622-1041*]. (10-pin flat cable connector). | | |
| Parallel Port (P8) | Amp 746285-6 [499252-3*], Robinson IDS-C26PK-TG, Thomas & Betts 622-2630 [622-2641*]. (Polarized IDC female socket connector). | | |
| PS/2 Mouse (P9A) | Molex 90331-0002 (connector), Molex 08-50-0114 (crimp). | | |

* optional strain relief part number shown in square brackets

List of Approved Vendors

| Connector | Recommended Mating Part |
|----------------------|--|
| External Reset (P10) | Leoco 2530 5020013 (housing), Leoco 2533 TCB00A0 (crimp). |
| | Molex 22-01-3027 (housing), Molex 08-050-0114 (crimp). |
| IDE (P11, P11A) | Amp 746285-9 [499252-1*], Robinson Nugent IDS-C40PK-TG, Thomas & Betts 622-4030 [622-4041*]. (40-pin flat cable connector). |
| HD LED (P12) | Molex 22-01-3047 (connector), Molex 08-50-0114 (crimp). |
| USB (P17) | Teknor 150-316 (Universal Serial Bus Cable Assembly). |

* optional strain relief part number shown in square brackets

E. I/O MAP

TABLE E-1: I/O Map *

| Address | Function | |
|---------|---|--|
| 000-01F | DMA Controller 1 | |
| 020-03F | Interrupt Controller 1, Master | |
| 040-05F | Timer | |
| 060-06F | 8042 (Keyboard) | |
| 070-07F | Realtime Clock, NMI (non-maskable interrupt) Mask | |
| 080-09F | DMA Page Register | |
| 0A0-0BF | Interrupt Controller 2 | |
| 0C0-0DF | DMA Controller 2 | |
| 0F0 | Clear Math Coprocessor Busy | |
| 0F1 | Reset Math Coprocessor | |
| 0F8-0FF | Math Coprocessor | |
| 1F0-1F8 | Fixed Disk | |
| 200-207 | Game I/O | |
| 278-27F | Parallel Printer Port 2 | |
| 2F8-2FF | Serial Port 2 | |
| 300-31F | Prototype Card | |
| 360-36F | Reserved | |
| 378-37F | Parallel Printer Port 1 | |
| 380-38F | SDLC, Bisynchronous 2 | |
| 3A0-3AF | Bisynchronous 1 | |
| 3B0-3BF | Monochrome Display and Printer Adapter | |
| 3C0-3CF | Reserved | |
| 3D0-3DF | Color/Graphics Monitor Adapter | |
| 3F0-3F7 | Diskette Controller | |
| 3F8-3FF | Serial Port 1 | |

* These are typical parameters, which may not reflect your current system.

F. MEMORY MAP

Not available.

G. IRQ LINES

The PCI-942 board is fully PC compatible with interrupt steering for PCI plug and play compatibility.

| Interrupt | Description | | |
|-----------|---|--|--|
| IRQ0 | Timer Output 0 | | |
| IRQ1 | Keyboard (Output Buffer Full) | | |
| IRQ2 | Interrupt 8 through 15 | | |
| IRQ3 | Serial Port 2 | | |
| IRQ4 | Serial Port 1 | | |
| IRQ5 | Parallel Port 2 | | |
| IRQ6 | Floppy Controller | | |
| IRQ7 | Parallel Port 1 | | |
| IRQ8 | Real Time Clock Interrupt | | |
| IRQ9 | Software Redirected to INT 0AH (IRQ2) | | |
| IRQ10 | Unassigned | | |
| IRQ11 | Unassigned | | |
| IRQ12 | PS/2 Mouse | | |
| IRQ13 | Coprocessor | | |
| IRQ14 | Hard Disk Controller | | |
| IRQ15 | Unassigned (may be assigned by the system to the secondary IDE) | | |

TABLE G-1: IRQ Lines *

* These are typical parameters, which may not reflect your current system.

H. DMA CHANNELS

The PCI-942 integrates the functionality of two 8237 DMA controllers. Eight DMA channels are available.

According to Plug and Play standards, the system BIOS automatically allocates DMA Channel 1 or 3 for the parallel port's ECP mode. Channel 2 is reserved for the floppy controller and Channel 4 is used to cascade Channels 0 through 7 to the microprocessor.

| DMA Channel | Function | | |
|-------------|------------------------|--|--|
| DMA 0 | Available | | |
| DMA 1 | PnP available (ECP) | | |
| DMA 2 | Floppy controller | | |
| DMA 3 | PnP available (ECP) | | |
| DMA 4 | Cascade controller # 1 | | |
| DMA 5 | PnP available | | |
| DMA 6 | PnP available | | |
| DMA 7 | PnP available | | |

| TABLE | H-1: | DMA | Channels |
|-------|------|-----|----------|
|-------|------|-----|----------|

I. BIOS SETUP ERROR CODES

When the system is powered on, AMIBIOS performs the Power-On Self Test (POST) routines. These routines are divided into two phases:

- 1. System Test and Initialization: Test and initialize system boards for normal operations.
- 2. System Configuration Verification: Compare defined configuration with hardware actually installed.

AMIBIOS checks all system and cache memory and reports them on both the initial AMIBIOS screen and the AMIBIOS System Configuration screen which appears after POST is completed. AMIBIOS attempts to initialize the peripheral devices by verifying the validity of the system setup information stored in the system CMOS RAM. If no errors are detected, AMIBIOS attempts to load the system from any bootable device, such as a floppy disk or hard disk.

If an error is encountered during the diagnostic tests, the error is reported in one of two different ways:

- 1. If the error occurs before the display device is initialized, a series of beeps is transmitted (beep codes are given in section F.1).
- 2. If the error occurs after the display device is initialized, the error message is displayed on the screen (error messages are given in section F.2).

As the POST routines are performed, test codes are presented on Port80H. These codes may be helpful as a diagnostic tool (POST codes are listed in section F.3).

NOTE

When you perform a warm boot by pressing CTRL-ALT-DEL, all memory tests are bypassed.

I.1 BEEP CODES

Fatal errors are those which will not allow the system to continue the bootup procedure.

These fatal errors are usually communicated through a series of audible beeps. Each error message has its own specific beep code, defined by the number of beeps following the error detection. The following table lists the errors which are communicated audibly.

All errors listed, with the exception of #8, are fatal errors.

| Beep Count | Message | Description |
|---------------|---|--|
| 1 | Refresh Failure | The memory refresh circuitry of the processor board is faulty. |
| 2 | Parity Error | A parity error was detected in the base memory (the first block of 64KB) of the system. |
| 3 | Base 64KB Memory Failure | A memory failure occurred within the first 64KB of memory. |
| 4 | Timer Not Operational | A memory failure occurred within the first 64KB of memory, or Timer #1 on the processor board has failed to function properly. |
| 5 | Processor Error | The CPU (Central Processing Unit) on the processor board has generated an error. |
| 6 | 8042-Gate A20 Failure | The keyboard controller (8042) contains the Gate A20 switch which allows the CPU to operate in protected mode. This error message means that the BIOS is not able to switch the CPU into protected mode. |
| 7 | Processor Exception Interrupt Error | The CPU on the processor board has generated an exception interrupt. |
| 8 | Display Memory Read/Write Error | The system video adaptor is either missing or its memory is faulty. NOTE: This is not a fatal error. |
| 9 | ROM Checksum Error | The ROM checksum value does not match the value encoded in the BIOS. |
| 10 | CMOS Shutdown Register Read/Write Error | The shutdown register for the CMOS RAM has failed. |
| 11 | Cache Memory Bad; Do Not Enable Cache | The cache memory test failed. Cache memory is disabled. Do not press the CTRL, ALT, SHIFT and + keys (simultaneously) to enable cache memory. |

TABLE I-1: POST Beep Codes

I.2 ERROR MESSAGES

Non-fatal errors are those which, in most cases, allow the system to continue the bootup process. The error message normally appears on the screen in the following format:

ERROR Message Line 1 ERROR Message Line 2 Press F1 to Resume

Note the error message and press the F1 key to continue with the bootup procedure.

For most of the error messages, there is no ERROR Message Line 2. Generally, for those messages containing an ERROR Message Line 2, the text will be "RUN SETUP UTILITY." Pressing the F1 key will invoke the AMIBIOS Setup program.

A description of each error message appears below. The errors are listed in alphabetical order, not in the order in which they may occur.

| Message | Description | | |
|---|--|--|--|
| 8042 Gate-A20 Error | The gate-A20 portion of the keyboard controller (8042) has failed to operate correctly. Replace the 8042 chip. | | |
| Address Line Short! | An error has occurred in the address decoding circuitry of the processor board. | | |
| C: Drive Error | The BIOS is not receiving any response from hard disk driveC:. Check Standard Setup using the BIOS Setup Utility to see if the correct hard disk drive has been selected. | | |
| C: Drive Failure | The BIOS cannot get any response from hard disk driveC:. It may be necessary to replace the hard disk. | | |
| Cache Memory Bad, Do Not Enable Cache! | Cache memory is defective. | | |
| CH-2 Timer Error | Most AT standard system boards include two timers. An error with Timer#1 is a fatal error, explained in BIOS Beep Codes earlier in this section. If an error occurs with Timer#2, this error message appears. | | |
| CMOS Battery State Low | There is a battery in the system which is used for storing the CMOS values. This battery appears to be low in power and needs to be replaced. | | |
| CMOS Checksum Failure | After the CMOS values are saved, a checksum value is generated to provide for error checking. If the previous value is different from the value currently read, this error message appears. To correct the error, run the BIOS Setup Utility. | | |
| CMOS Display Type Mismatch | The type of video stored in CMOS does not match the type detected by the BIOS. Run the BIOS Setup Utility to correct the error. | | |

TABLE I-2: POST Error Messages

PCI-942 Technical Reference Manual

TABLE I-2: POST Error Messages (Continued)

| Message | Description | | |
|---------------------------------|---|--|--|
| CMOS Memory Size Mismatch | If the BIOS finds the amount of memory on the system board to be different from the amount stored in CMOS, this error message is generated. Run the BIOS Setup Utility to correct the error. | | |
| CMOS System Options Not Set | The values stored in the CMOS are either corrupt or nonexistent. Run the BIOS Setup Utility to correct the error. | | |
| CMOS Time & Date Not Set | Use Standard Setup in the BIOS Setup Utility to set the date and time of the CMOS. | | |
| D: Drive Error | The BIOS is not receiving any response from hard disk driveD:. Check Standard Setup using the BIOS Setup Utility to see if the correct hard disk drive has been selected. | | |
| D: Drive Failure | The BIOS cannot get any response from hard disk driveD:. It may be necessary to replace the hard disk. | | |
| Diskette Boot Failure | The disk used to boot up in floppy driveA: is corrupt, which means it cannot be used to boot up the system. Use another boot disk and follow the instructions on the screen. | | |
| Display Switch Not Proper | Some systems require that a video switch on the processor be set to either color or monochrome, depending upon the type of video being used. To correct this situation, set the switch properly after the system is powered off. | | |
| DMA Error | An error has occurred in the DMA controller on the processor board. | | |
| DMA #1 Error | An error has occurred in the first DMA channel on the processor board. | | |
| DMA #2 Error | An error has occurred in the second DMA channel on the processor board. | | |
| FDD Controller Failure | The BIOS is not able to communicate with the floppy disk drive controller. Check all appropriate connections after the system is powered off. | | |
| HDD Controller Failure | The BIOS is not able to communicate with the hard disk drive controller. Check all appropriate connections after the system is powered off. | | |
| INTR #1 Error | Interrupt channel #1 has failed the POST routine. | | |
| INTR #2 Error | Interrupt channel #2 has failed the POST routine. | | |
| Invalid Boot Diskette | The BIOS can read the disk in floppy driveA:, but it cannot boot up the system with it. Use another boot disk and follow the instructions on the screen. | | |
| KB/Interface Error | The BIOS has found an error with the keyboard connector on the processor board. | | |
| Keyboard Error | The BIOS has encountered a timing problem with the keyboard. The Keyboard option in the Standard Setup portion of the BIOS Setup Utility may be set to Not Installed, which will cause the BIOS to skip the keyboard POST routines. | | |
| Keyboard Is Locked Unlock It | The keyboard lock on the system is engaged. It must be unlocked to continue the bootup procedure. | | |
| No ROM BASIC | This error occurs when a proper bootable sector cannot be found on either floppy disk driveA: or hard disk driveC:. The BIOS will try at this point to run ROM Basic, and the error message is generated when the BIOS does not find it. | | |

TABLE I-2: POST Error Messages (Continued)

| Message | Description | | |
|------------------------|---|--|--|
| Off Board Parity Error | The BIOS has encountered a parity error in memory installed on an adapter card in an I/O (Bus) expansion slot. The message appears as follows: OFF BOARD PARITY ERROR ADDR (HEX) = (XXXX) where XXXX is the address (in hexadecimal) at which the error has occurred. "Off Board" means that it is part of the memory installed via an expansion card in an I/O (Bus) slot, as opposed to memory attached directly to the processor board. | | |
| On Board Parity Error | The BIOS has encountered a parity error in memory installed on the processor board. The message appears as follows: ON BOARD PARITY ERROR ADDR (HEX) = (XXXX) where XXXX is the address (in hexadecimal) at which the error has occurred. "On Board" means that it is part of the memory attached directly to the processor board, as opposed to memory installed via an expansion card in an I/O (Bus) slot. | | |
| Parity Error ???? | The BIOS has encountered a parity error with some memory in the system, but it is not able to determine the address of the error. | | |

The ISA NMI (non-maskable interrupt) messages are described below.

| TABLE | I-3: ISA | BIOS | NMI | Handler | Messages |
|-------|----------|------|-----|---------|----------|
| | | | | | |

| Message | Description | |
|-----------------------|--|--|
| Memory Parity Error | Memory failed. The message appears as follows: | |
| | MEMORY PARITY ERROR AT AAAAA | |
| | occurred. If the memory location cannot be determined, the message is | |
| | | |
| I/O Card Parity Error | An expansion card failed. The message appears as follows: I/O PARITY ERROR AT XXXXX | |
| | where XXXXX is the address (in hexadecimal) at which the error has | |
| | occurred. If the address cannot be determined, the message is "I/O Card | |
| | Parity Error ????" | |
| DMA Bus Time-Out | A device has driven the bus signal for more than 7.8 microseconds. | |

I.3 POST CODES

The following codes are presented on Port 80H as the BIOS performs its reset procedure.

| TABLE | I-4: | POST | Codes |
|-------|------|------|-------|
|-------|------|------|-------|

| POST | Description | | |
|----------|--|--|--|
| (hex) | | | |
| Uncomp | ressed Initialization Code Checkpoints: | | |
| D0 | NMI is disabled. Power-on delay starting. Initialization code checksum to be verified next. | | |
| D1 | Initializing DMA controller, performing keyboard controller BAT test, starting memory refresh and entering 4GB flat mode next. | | |
| D3 | Starting memory sizing next. | | |
| D4 | Returning to real mode. Executing any OEM patches and setting stack next. | | |
| D5 | Passing control to uncompressed code in shadow RAM at E000:0000H. Initialization code copied to segment 0 and control to be transferred to segment 0. | | |
| D6 | Control in segment 0. Checking if CTRL-HOME was pressed and verifying system BIOS checksum. If CTRL-HOME was pressed or system BIOS checksum is bad, going to checkpoint code E0H next. Otherwise, going to checkpoint code D7H. | | |
| D7 | Main BIOS runtime code to be decompressed and control to be passed to main BIOS in shadow RAM. | | |
| Boot Blo | Boot Block Recovery Code Checkpoints: | | |
| E0 | Onboard floppy controller initialized, if any. Beginning base 512KB memory test next. | | |
| E1 | Initializing interrupt vector table next. | | |
| E2 | Initializing DMA and interrupt controllers next. | | |
| E6 | Enabling floppy drive controller and timer IRQ's. Enabling internal cache memory. | | |
| ED | Initializing floppy drive. | | |
| EE | Looking for floppy diskette in drive A:. Reading first sector of diskette. | | |
| EF | Read error occurred while reading floppy drive in drive A:. | | |
| F0 | Searching for AMIBOOT.ROM file in root directory. | | |
| F1 | AMIBOOT.ROM file not in root directory. | | |
| F2 | Reading and analyzing floppy diskette FAT to find clusters occupied by AMIBOOT.ROM file. | | |
| F3 | Reading AMIBOOT.ROM file next, cluster by cluster. | | |
| F4 | AMIBOOT.ROM file not correct size. | | |
| F5 | Disabling internal cache memory next. | | |
| FB | Detecting type of flash ROM next. | | |
| FC | Erasing flash ROM next. | | |
| FD | Programming flash ROM next. | | |
| FF | Flash ROM programming successful. Restarting system BIOS next. | | |

| POST | Description |
|---------|--|
| (hex) | |
| Runtime | code is uncompressed in F000 shadow RAM. |
| 03 | NMI is disabled. Checking for soft reset/power-on next. |
| 05 | BIOS stack has been built. Disabling cache memory next. |
| 06 | Uncompressing POST code next. |
| 07 | Initializing CPU and CPU data area next. |
| 08 | CMOS checksum calculation to be done next. |
| 0A | CMOS checksum calculation done. Initializing CMOS status register for date and time next. |
| 0B | CMOS status register initialized. Next, performing any required initialization before keyboard BAT command issued. |
| 0C | Keyboard controller input buffer free. Issuing BAT command to keyboard controller next. |
| 0E | Keyboard controller BAT command result verified. Performing any necessary initialization after keyboard controller BAT test next. |
| 0F | Initialization after keyboard controller BAT command test done. Keyboard command byte to be written next. |
| 10 | Keyboard controller command byte is written. Issuing Pin 23,24 blocking/unblocking command next. |
| 11 | Checking if END or INS keys were pressed during power-on next. Initializing CMOS RAM if the "Initialize CMOS RAM in every boot" AMIBIOS POST option was set in AMIBCP or the END key was pressed. |
| 12 | Disabling DMA controllers 1 and 2 and interrupt controllers 1 and 2 next. |
| 13 | Video display disabled and port B initialized. Initializing chipset next. |
| 14 | 8254 timer test to begin next. |
| 19 | 8254 timer test over. Starting memory refresh test next. |
| 1A | Memory refresh line is toggling. Checking 15 microsecond on/off time next. |
| 23 | Reading 8042 input port and disabling MEGAKEY Green PC feature next. Making BIOS code segment writable and performing any necessary configuration before initializing the interrupt vectors. |
| 25 | Configuration required before interrupt vector initialization complete. Interrupt vector initialization about to begin. Interrupt vector initialization done. Clearing password if POST diagnostic switch is on. |
| 27 | Any initialization before setting video mode to be done next. |
| 28 | Initialization before setting video mode is complete. Configuring monochrome mode and color mode settings next. |
| 2A | Bus initialization (system, static, output devices) to be done next, if present. (See Table F-5 on page F-10 for details of different buses.) |
| 2B | Passing control to video ROM to perform any required configuration before video ROM test. |
| 2C | All necessary processing before passing control to video ROM is done. Looking for video ROM next and passing control to it. |
| 2D | Video ROM has returned control to BIOS POST. Performing any required processing after video ROM had control. |
| 2E | Completed post-video ROM test processing. If EGA/VGA controller not found, performing display memory read/write test next. |
| 2F | EGA/VGA controller not found. Display memory read/write test about to begin. |

| POST | Description |
|-------|--|
| (hex) | |
| 30 | Display memory read/write test passed. Looking for retrace checking next. |
| 31 | Display memory read/write test or retrace checking failed. Performing alternate display memory read/write test next. |
| 32 | Alternate display memory read/write test passed. Looking for alternate display retrace checking next. |
| 34 | Video display checking over. Setting display mode next. |
| 37 | Display mode set. Displaying power-on message next. |
| 38 | Initializing bus (input, IPL, general devices) next, if present. (See Table F-5 on page F-10 for details of different buses.) |
| 39 | Displaying bus initialization error messages. (See Table F-5 on page F-10 for details of different buses.) |
| 3A | New cursor position read and saved. Displaying "Hit " message next. |
| 3B | "Hit " message displayed. Protected mode memory test about to start. |
| 40 | Preparing descriptor tables next. |
| 42 | Descriptor tables prepared. Entering protected mode for memory test next. |
| 43 | Entered protected mode. Enabling interrupts for diagnostics mode next. |
| 44 | Interrupts enabled (if diagnostics switch is on). Initializing data to check memory wraparound at 0:0 next. |
| 45 | Data initialized. Checking for memory wraparound at 0:0 and finding total system memory size next. |
| 46 | Memory wraparound test done. Memory size calculation done. Writing patterns to test memory next. |
| 47 | Memory pattern written to extended memory. Writing patterns to base 640KB memory next. |
| 48 | Patterns written in base memory. Determining amount of memory below 1MB memory next. |
| 49 | Amount of memory below 1MB found and verified. Determining amount of memory above 1MB memory next. |
| 4B | Amount of memory above 1MB found and verified. Checking for soft reset and clearing memory below 1MB for soft reset next. (If power-on situation, going to checkpoint 4EH next.) |
| 4C | Memory below 1MB has been cleared via soft reset. Clearing memory above 1MB next. |
| 4D | Memory above 1MB has been cleared via soft reset. Saving memory size next. (Going to checkpoint 52H next.) |
| 4E | Memory test started, but not as result of soft reset. Displaying first 64KB memory size next. |
| 4F | Memory size display started. Display is updated during memory test. Performing sequential and random memory tests next. |
| 50 | Memory below 1MB has been tested and initialized. Adjusting displayed memory size for relocation and shadowing next. |
| 51 | Memory size display adjusted for relocation and shadowing. Testing memory above 1MB next. |
| 52 | Memory above 1MB has been tested and initialized. Saving memory size information next. |
| 53 | Memory size information and CPU registers are saved. Entering real mode next. |
| 54 | Shutdown was successful. CPU in real mode. Disabling Gate A20 line, parity and NMI next. |
| 57 | A20 address line, parity and NMI are disabled. Adjusting memory size depending on relocation and shadowing next. |
| 58 | Memory size adjusted for relocation and shadowing. Clearing "Hit " message next. |

| (hex) 59 "Hit " message cleared. "Wait" message displayed. Startests next. 60 DMA page register test passed. Performing DMA controller1 base 62 DMA controller1 base register test passed. Performing DMA controller1 base register test passed. Performing DMA controller2 base register test passed. Programming DMA | rting DMA and interrupt controller se register test next. ntroller2 base register test next. a controllers1 and 2 next. 259 interrupt controller next. |
|---|--|
| 59 "Hit " message cleared. "Wait" message displayed. Stattests next. 60 DMA page register test passed. Performing DMA controller1 base 62 DMA controller1 base register test passed. Performing DMA controller2 base register test passed. Programming DMA | rting DMA and interrupt controller se register test next. ntroller2 base register test next. a controllers1 and 2 next. 259 interrupt controller next. |
| 60 DMA page register test passed. Performing DMA controller1 bas 62 DMA controller1 base register test passed. Performing DMA controller1 65 DMA controller_2 base register test passed. Programming DMA | se register test next. ntroller2 base register test next. a controllers1 and 2 next. 259 interrupt controller next. |
| 62 DMA controller1 base register test passed. Performing DMA con 65 DMA controller_2 base register test passed. Programming DMA | ntroller2 base register test next. a controllers1 and 2 next. 259 interrupt controller next. |
| 65 DMA controller_2 base register test passed. Programming DMA | a controllers1 and 2 next. 259 interrupt controller next. |
| | 259 interrupt controller next. |
| 66 Completed programming DMA controllers1 and 2. Initializing 8 | |
| 67 Completed 8259 interrupt controller initialization. | |
| 7F Extended NMI sources enabling in progress. | |
| 80 Keyboard test started. Clearing output buffer, checking for stuck command next. | keys. Issuing keyboard reset |
| 81 Keyboard reset error or stuck key found. Issuing keyboard control | oller interface test command next. |
| 82 Keyboard controller interface test completed. Writing command next. | byte and initializing circular buffer |
| 83 Command byte written, global data initialization completed. Che | ecking for locked key next. |
| 84 Locked key checking over. Checking for memory size mismatch | with CMOS RAM data next. |
| 85 Memory size check done. Displaying soft error and checking for | r password or bypassing Setup next. |
| 86 Password checked. Performing any required programming befor | re Setup next. |
| 87 Programming before Setup complete. Uncompressing Setup cod | le and executing Setup utility next. |
| 88 Returned from Setup program and screen is cleared. Performing Setup next. | any necessary programming after |
| 89 Programming after Setup complete. Displaying power-on screen | n message next. |
| 8B First screen message displayed. "Wait" message displayed. Per extended BIOS data area allocation check next. | rforming PS/2 mouse check and |
| 8C Programming Setup options next. | |
| 8D Setup options are programmed. Resetting hard disk controller ne | ext. |
| 8F Hard disk controller reset done. Configuring floppy drive control | ller next. |
| 91 Floppy drive controller configured. Configuring hard disk drive | controller next. |
| 95 Initializing bus option ROM's from C800 next. (See Table F-5 or buses.) | n page F-10 for details of different |
| 96 Initializing before passing control to adapter ROM at C800. | |
| 97 Initialization before C800 adapter ROM gains control completed | l. Adapter ROM check next. |
| 98 Adapter ROM had control and has returned control to BIOS POS processing after option ROM returned control. | ST. Performing any required |
| 99 Any initialization required after option ROM test has completed. printer base address next. | . Configuring timer data area and |
| 9A Set timer and printer base addresses. Setting RS-232 base addres | ss next. |
| 9B Returned after setting RS-232 base address. Performing any requ test next. | uired initialization before coprocessor |
| 9C Required initialization before coprocessor test is over. Initializing | g coprocessor next. |
| 9D Coprocessor initialized. Performing any required initialization af | fter coprocessor test next. |

| POST | Description | |
|-------|--|--|
| (hex) | | |
| 9E | Initialization after coprocessor test is complete. Checking extended key board, keyboard ID and Num Lock key next. Issuing keyboard ID command next. | |
| A2 | Displaying any soft errors next. | |
| A3 | Soft error display complete. Setting keyboard typematic rate next. | |
| A4 | Keyboard typematic rate set. Programming memory wait states next. | |
| A5 | Memory wait state programming over. Clearing screen and enabling parity and NMI next. | |
| A7 | NMI and parity enabled. Performing any initialization required before passing control to adapter ROM at E000H next. | |
| A8 | Initialization before passing control to adapter ROM at E000H completed. Passing control to adapter ROM at E000H next. | |
| A9 | Returned from E000 ROM control. Going to do any initialization required after E000 option ROM control. | |
| AA | Initialization after E000H option ROM control completed. Displaying system configuration next. | |
| AB | Uncompressing DMI data and executing DMI POST initialization next. | |
| B0 | System configuration is displayed. | |
| B1 | Copying any code to specific areas. | |
| 00 | Copying of code to specific areas done. Passing control to INT 19H boot loader next. | |

The System BIOS passes control to the different buses at the following checkpoints to do various tasks:

TABLE I-5: Bus Control Checkpoints

| POST (hex) | Description |
|---------------|---|
| 2A | Initializing different bus system, static and output devices, if present. |
| 38 | Initializing bus input, IPL and general devices, if present. |
| 39 | Displaying bus initialization error messages, if any. |
| 95 | Initializing bus adapter ROM's from C8000H through D8000H. |

While control is in the different bus routines, additional checkpoints are output to Port80H as WORD to identify the routines being executed. These are WORD checkpoints. The LOW BYTE of checkpoint is the system BIOS checkpoint (i.e., the POST code listed in Table I-4) where control is passed to the different bus routines, and the HIGH BYTE of checkpoint indicates that the routine is being executed in different buses (as listed in Table I-6).

The additional HIGH BYTE bus checkpoints include the following information:

| Bits | Description |
|------|---|
| 7-4 | 0000 Function 0. Disable all devices on the bus. |
| | 0001 Function 1. Initialize static devices on the bus. |
| | 0010 Function 2. Initialize output dvices on the bus. |
| | 0011 Function 3. Initialize input devices on the bus. |
| | 0100 Function 4. Initialize IPL devices on the bus. |
| | 0101 Function 5. Initiate general devices on the bus. |
| | 0110 Function 6. Initialize error reporting on the bus. |
| | 0111 Function 7. Initialize add-on ROM's for all buses. |
| | |
| 3-0 | Specify the bus |
| | 0 Generic DIM Device Initialization Manager |
| | 1 Onboard system devices |
| | 2 ISA devices |
| | 3 EISA devices |
| | 4 ISA PnP devices |
| | 5 PCI devices |

TABLE I-6: HIGH BYTE Bus Checkpoints

GETTING HELP

At TEKNOR we take great pride in our customer's successes. We strongly believe in providing full support at all stages of your product development.

If at any time you encounter difficulties with your application or with any of our products, or if you simply need guidance on system setups and capabilities, you may contact our Technical Support department at:

| CANADIAN HEADQUARTERS | EUROPEAN REGIONAL OFFICE |
|-----------------------|--------------------------|
| Tel.: (450) 437-5682 | Tel.: +49 811 / 600 15-0 |
| Fax: (450) 437-8053 | Fax: +49 811 / 600 15-33 |

If you have any questions about TEKNOR, our products or services, you may reach us at the above numbers or by writing to:

| TEKNOR INDUSTRIAL | TEKNOR INDUSTRIAL |
|--------------------|----------------------|
| COMPUTERS INC. | COMPUTERS INC. |
| 616 Cure Boivin | Zeppellin Str. 4 |
| Boishriand, Quebec | D-85399 Hallbergmoos |
| Doisoriana, Quebee | D 00077 Humberghoos |
| J7G 2A7 CANADA | GERMANY |

LIMITED WARRANTY

TEKNOR INDUSTRIAL COMPUTERS INC. ("the seller") warrants its boards to be free from defects in material and workmanship for a period of two (2) years commencing on the date of shipment. The liability of the seller shall be limited to replacing or repairing, at the seller's option, any defective units. Equipment or parts which have been subject to abuse, misuse, accident, alteration, neglect, or unauthorized repair are not covered by this warranty. This warranty is in lieu of all other warranties expressed or implied.

Getting Help 1

Returning Defective Merchandise

If your TEKNOR product malfunctions, please do the following before returning any merchandise:

- Call our Technical Support department in Canada at (450) 437-5682 or in Germany at +49 811 / 600 15-0. Make certain you have the following at hand: <u>the TEKNOR</u> Invoice #, your Purchase Order #, and the Serial Number of the defective board.
- 2) Give the serial number found on the back of the board and explain the nature of your problem to a service technician.
- 3) If the problem cannot be solved over the telephone, the technician will further instruct you on the return procedure.
- 4) Prior to returning any merchandise, make certain you receive an RMA # from TEKNOR's Technical Support and clearly mark this number on the outside of the package you are returning. To request a number, follow these steps: make a copy of the request form on the following page, fill it out and fax it to us.
- 5) When returning goods, please include the name and telephone number of a person whom we can contact for further explanations if necessary. Where applicable, always include all duty papers and invoice(s) associated with the item(s) in question.
- 6) When returning a TEKNOR board:
 - i) Make certain that the board is properly packed: Place it in an antistatic plastic bag and pack it in a rigid cardboard box.
 - ii) Ship prepaid to (but not insured, since incoming units are insured by TEKNOR):

| TEKNOR INDUSTRIAL COMPUTERS INC. | TEKNOR INDUSTRIAL COMPUTERS INC. |
|-------------------------------------|-------------------------------------|
| 616 Cure Boivin | Zeppellin Str. 4 |
| Boisbriand, Quebec | D-85399 Hallbergmoos |
| J7G 2A7 CANADA | GERMANY |

Getting Help 2



RETURN TO MANUFACTURER AUTORIZATION REQUEST

| Contact Name: | |
|-----------------|--------------------|
| Company Name: | |
| Street Address: | |
| City: | Province / State: |
| Country: | Postal / Zip Code: |
| Phone Number: | Fax Number: |
| Extension: | |

| Serial Number | Failure or Problem Description | P.O. # (if not under warranty) |
|---------------|--------------------------------|---------------------------------------|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |

Fax this form to TEKNOR's Technical Support department in Canada at (450) 437-8053 or in Germany at +49 811 / 600 15-33