





# Block Diagram

- +5V : VCC5
- +3.3V : VCC3
- +12V : +12V
- 5VSB : VCC5\_SB
- 12V : -12V
- +2.55V for DDR : VCC\_DDR
- 1.275V for DDR VTT : VTT\_DDR
- Dual 3.3V : 3VDUAL
- 1.2V for CPU VID : VCC\_VID
- 1.5V for AGP VI/O : VCC\_AGP
- Dual 5V : 5VDUAL
- CPU Vcore : VCCP
- +5V for analog CODEC : AVDD5
- 2.5V for LAN : 2\_5VSB
- +12V for 1394 bus power : CPWR



## POWER DELIVERY MAP



# GPIO FUNCTION

## ICH5

GPIO Pin	Type	Function	Power well
GPIO 0	I	PREQ#B	MAIN
GPIO 1	I	PREQ#B	MAIN
GPIO 2	I	PIRQ#E	MAIN
GPIO 3	I	PIRQ#F	MAIN
GPIO 4	I	PIRQ#G	MAIN
GPIO 5	I	PIRQ#H	MAIN
GPIO 6	I	GPI6	MAIN
GPIO 7	I	GPI7	MAIN
GPIO 8	I	GPI8	RESUME
GPIO 9	I	OC4#	RESUME
GPIO 10	I	OC5#	RESUME
GPIO 11	I	<b>SIO_SMI#</b>	RESUME
GPIO 12	I	<b>EXTSMI#</b>	RESUME
GPIO 13	I	<b>SIO_PME#</b>	RESUME
GPIO 14	I	OC#6	RESUME
GPIO 15	I	OC#7	RESUME
GPIO 16	O	PGNT#A	MAIN
GPIO 17	O	PGNT#B	MAIN
GPIO 18	O	GPO18	MAIN
GPIO 19	O	<b>BIOS_WP#</b>	MAIN
GPIO 20	O	GPO20	MAIN
GPIO 21	O	GPO21	MAIN
GPIO 22	OD	GPO22	MAIN
GPIO 23	O	GPO23	MAIN
GPIO 24	I/O	GPIO24	RESUME
GPIO 25	I/O	GPIO25	RESUME
GPIO 27	I/O	GPIO27	RESUME
GPIO 28	I/O	GPIO28	RESUME
GPIO 32	I/O	GPIO32	MAIN
GPIO 33	I/O	GPIO33	MAIN
GPIO 34	I/O	GPIO34	MAIN
GPIO 40	I	PREQ#4	MAIN
GPIO 41	I	GPI41	MAIN
GPIO 48	O	PGNT#4	MAIN
GPIO 49	OD	CPUPWRGD	MAIN

default output  
default output  
default output  
default output  
default output

## FWH

GPIO Pin	Type	Function
GPI 0	I	PD_DET
GPI 1	I	SD_DET
GPI 2	I	BOM strapping for Bit 0
GPI 3	I	Pull down through 1K ohms (unused)
GPI 4	I	BOM strapping for Bit 1

## DDR DIMM Config.

DEVICE	ADDRESS	CLOCK
DIMM 1	1010000B	MCLK_A0/MCLK_A0# MCLK_A1/MCLK_A1# MCLK_A2/MCLK_A2#
DIMM 2	1010001B	MCLK_A3/MCLK_A3# MCLK_A4/MCLK_A4# MCLK_A5/MCLK_A5#

## DDR DIMM Config.

DEVICE	ADDRESS	CLOCK
DIMM 3	1010010B	MCLK_B0/MCLK_B0# MCLK_B1/MCLK_B1# MCLK_B2/MCLK_B2#
DIMM 4	1010011B	MCLK_B3/MCLK_B3# MCLK_B4/MCLK_B4# MCLK_B5/MCLK_B5#

## PCI RESET DEVICE

Signals	Target
PCIRST#_ICH5	AGP,FWH,MS-5
PCIRST#1	Springdale,LAN, Super I/O,1394,MS-1
PCIRST#2	PCI slot 1-3 & Mini PCI
HD_RST#	Primary, Scoundary IDE


## PCI clock NC pin : PCI 33MHz(Pin 19 ,20) , 66MHz(Pin 27)

DEVICES	INT#	IDSEL	REQ#/GNT#	CLOCK
Mini PCI 1	INT#A INT#B	AD16	PREQ#1 PGNT#1	PCICLK1-Pin-14
PCI SLOT 1	INT#B INT#C INT#D INT#A	AD17	PCI1PREQ#1 PCI1PGNT#1	PCICLK2-Pin-15
PCI SLOT 2	INT#C INT#D INT#A INT#B	AD18	PREQ#3 PGNT#3	PCICLK3-Pin-20
PCI SLOT 3	INT#D INT#A INT#B INT#C	AD19	PCI3PREQ#3 PCI3PGNT#3	MS1 (MS1PCLK-Pin-8)
PCI SLOT 4	INT#G	AD20	PREQ#5 PGNT#5	PCICLK5-Pin-21
Lan 6105L	INT#E	AD25	PREQ#4 PGNT#4	Lan_PCLK-Pin-16
1394	INT#F	AD26	PREQ#2 PGNT#2	1394_PCLK-Pin-12
MS-1			PREQ#0 PGNT#0	MS1PCLK-Pin-8

Micro Star Restricted Secret

Title		Rev
GPIO Spec.		1.0A
Document Number		MS-7012
MICRO-STAR INT'L No. 601, De St. Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw		Last Revision Date: Tuesday, August 26, 2003
Sheet		3 of 29

### CPU SIGNAL BLOCK




**VIDPWGRD DC Specifications**


	Min	Typ	Max
VIL			0.3
VIH	0.9		

It must rout to the enable pin of PWM and CK-409. VIDGD to Vccp delay time is from 1ms to 10ms. VIDGD rising time is 150ns.


### CPU GTL REFERENCE VOLTAGE BLOCK



### CPU ITP BLOCK



### CPU STRAPPING RESISTORS




### ALL COMPONENTS CLOSE TO CPU




**Micro Star Restricted Secret**

Title		Rev
Intel mPGA478B - Signals		1.0
Document Number		MS-7012
MICRO-STAR INT'L No. 62, Hsueh-De St., Jung-He City, Taipei Hsien, Taiwan		Last Revision Date: Tuesday, August 26, 2003
Sheet		4 of 29

# CPU VOLTAGE BLOCK



# CPU DECOUPLING CAPACITORS




Place these caps within socket cavity




Place these caps within north side of processor

<b>Micro Star Restricted Secret</b>	
<b>Title</b>	Rev
<b>Intel mPGA478B - Power</b>	1.0A
<b>Document Number</b>	<b>MS-7012</b>
MICRO-STAR INT'L No. 62, Hsueh-De St., Jung-He City, Taipei Hsien, Taiwan <a href="http://www.msi.com.tw">http://www.msi.com.tw</a>	Last Revision Date: Tuesday, August 26, 2003
Sheet	5 of 29




# Clock Synthesizer




FS_4	FS_3	FS_2	FS_A	FS_B	CPU
0	0	0	BSEL0	BSEL1	133.3
0	0	0	1	0	166.7



<i>Micro Star Restricted Secret</i>	
Title	Rev
<b>Clock Synthesizer</b>	
Document Number	MS-7012
MICRO-STAR INT'L No. 66, Jhuang-He St., Jung-He City, Taippei Hsien, Taiwan <a href="http://www.msi.com.tw">http://www.msi.com.tw</a>	
Last Revision Date: Tuesday, August 26, 2003	
Sheet	6 of 29




Intel Springdale-N  
(Priority)



Its current is 5.1A.




<b>Micro Star Restricted Secret</b>	
<b>Title</b>	Rev
<b>Intel Springdale - Memory</b>	1.0A
<b>Document Number</b>	<b>MS-7012</b>
MICRO-STAR INT'L No. 699-H De St., Jung-He City, Taippei Hsien, Taiwan <a href="http://www.msi.com.tw">http://www.msi.com.tw</a>	
Last Revision Date: Tuesday, August 26, 2003	
Sheet	8 of 29






### Springdale Decoupling Capacitors

All caps trace length is less than 100mils.




<b>Micro Star Restricted Secret</b>	
<b>Title</b>	Rev
<b>Intel Springdale - AGP &amp; LAN</b>	1.0A
<b>Document Number</b>	<b>MS-7012</b>
MICRO-STAR INT'L No. 62, Hsueh-De St., Jung-He City, Taippei Hsien, Taiwan	
Last Revision Date: Tuesday, August 26, 2003	
Sheet 9 of 29	

DDR DIMM1




ADDR.=1010000B

DDR DIMM2




ADDR.=1010001B

DDR Termination Resistors




DECOUPLING CAPACITORS




Place these decoupling capacitors close to VTT\_DDR termination resistors. One decoupling capacitor for each R-pack.






**Springdale Reference & Swing Voltage Circuit**




**AGP TERMINATION RESISTORS**




**AGP SLOT DECOUPLING CAPACITORS**



<i>Micro Star Restricted Secret</i>	
<b>Title</b>	Rev
<b>AGP SLOT</b>	1.0A
<b>Document Number</b>	<b>MS-7012</b>
MICRO-STAR INT'L No. 62, Hsueh De St., Jung-He City, Taippei Hsien, Taiwan <a href="http://www.msi.com.tw">http://www.msi.com.tw</a>	
Last Revision Date: Tuesday, August 26, 2003	
Sheet	12 of 29




### ICH5 Pull-Up / Down Resistors




### ICH5 Decoupling Capacitors


All caps be placed less than 100mils.




Close A1,A7,H1,P1,AD12 and AD21 of ICH5.




0.1uF close A15,A23, and Y1 of ICH5. Another close A17,A19 and A21 of ICH5.




Close L24,C24,D8,G24,M24 and AD18 of ICH5.




Micro Star Restricted Secret		
Title	Intel ICH5 - PCI & IDE & AC97	Rev 1.0A
Document Number	MS-7012	
MICRO-STAR INT'L No. 69, Hsiang-De St., Jung-Ho City, Taippei Hsien, Taiwan http://www.msi.com.tw	Last Revision Date: Tuesday, August 26, 2003 Sheet 13 of 29	



### STRAPS




### RESUME RESET



### V5REF Sequencing Circuit





### RTC BLOCK




Micro Star Restricted Secret		
Title	Intel ICH5 - Other signals	
Document Number	MS-7012	
MICRO-STAR INT'L No. 62, Hsien-De St., Jung-He City, Taippei Hsien, Taiwan http://www.msi.com.tw	Last Revision Date: Tuesday, August 26, 2003	Rev 1.0A
Sheet	14 of	29

**IDSEL = AD16**  
**MASTER = PREQ#1/PGNT#1**  
**PIRQ#A CLK-gen-Pin14**  
**PCI SLOT 1 (PCI VER: 2.2 COMPLY)**




**SPEAKER OUT CIRCUIT**





**Audio Connector**

N54-13F0011-K06  
 CN-IOC-JACKx3+PHONE-D13




**6 CHANNEL**



Micro Star Restricted Secret		
<b>Title</b>	<b>Mini PCI &amp; Audio conn.</b>	
<b>Document Number</b>	<b>MS-7012</b>	
MICRO-STAR INT'L No. 66, Hsin-Fu Rd. 5F, Jung-He City, Tainan Hsien, Taiwan http://www.msi.com.tw	Last Revision Date: Tuesday, August 26, 2003	Rev 1.0A
Sheet	15 of 29	


IDSEL = AD17  
MASTER = MS1 or PREQ#0  
PIRQ#B

PCI SLOT 1 (PCI VER: 2.2 COMPLY)



IDSEL = AD18  
MASTER = PREQ#3  
PIRQ#C



PCI SLOT 2 (PCI VER: 2.2 COMPLY)




MEDION SPEC  
PCI 4: IDSEL = AD20  
MASTER = PREQ#5  
PIRQ#G

IDSEL = AD19  
MASTER = MS1 or PREQ#1  
PIRQ#D


PCI SLOT 3 (PCI VER: 2.2 COMPLY)



PCI SLOT DECOUPLING CAPACITORS



PCI PULL-UP / DOWN RESISTORS







# IEEE-1394

## INTF# AD26






Did not support S3 wake-up






(13,15,16,18) ADI31..01





### NEAR EACH POWER PIN







- (7,21) PCIRST#1
- (6) 1394\_PCLK
- (13) PGNT#2
- (13,16) PREQ#2
- (13,16) PIRQ#F
- (13,15,16,18) C\_BE#3
- (13,15,16,18) C\_BE#2
- (13,15,16,18) C\_BE#1
- (13,15,16,18) C\_BE#0
- (13,15,16,18) FRAME#
- (13,15,16,18) IRDY#
- (13,15,16,18) TRDY#
- (13,15,16,18) DEVSEL#
- (13,15,16,18) STOP#
- (13,15,16,18) PERR#
- (13,15,16,18) PAR







Micro Star Restricted Secret		
Title	IEEE 1394(NEC)	Rev
Document Number	MS-7012	1.0A
MICRO-STAR INT'L No. 62, Hsinyue St., Jung-He City, Taipéi Hsien, Taiwan		Last Revision Date: Tuesday, August 26, 2003
Sheet		17 of 29



40 : 6 : 8 : 6 : 40 mil  
 \*\* Note 4  
 \*\* Note 5



Micro Star Restricted Secret	
Title	Rev
<b>Broadcom 4401</b>	1.0A
Document Number	MS-7012
MICRO-STAR INT'L No. 62, Hsueh-De St., Jung-Ho City, Taichung Hsien, Taiwan <a href="http://www.msi.com.tw">http://www.msi.com.tw</a>	
Last Revision Date: Tuesday, August 26, 2003	
Sheet	18 of 29




**Micro Star Restricted Secret**


<b>Title</b>		Rev
<b>Reltek 650</b>		1.0A
<b>Document Number</b>		
<b>MS-7012</b>		
MICRO-STAR INT'L No. 66, Hsin-De St., Jung-He City, Taipei Hsien, Taiwan		Last Revision Date: Tuesday, August 26, 2003
Sheet		19 of 29

# ATA 33/66/100 Connector


## PRIMARY IDE BLOCK





## SECONDARY IDE BLOCK




## SERIAL ATA CONNECTOR BLOCK




## Optics Orientation Holes



## Mounting Holes



## Simulation



<b>Micro Star Restricted Secret</b>		
<b>Title</b>	<b>ATA 33/66/100 Connector</b>	Rev 1.0A
<b>Document Number</b>	<b>MS-7012</b>	
MICRO-STAR INT'L No. 62, Hsin-De St., Jung-He City, Taippei Hsien, Taiwan <a href="http://www.msi.com.tw">http://www.msi.com.tw</a>	Last Revision Date: Tuesday, August 26, 2003	Sheet 20 of 29

# ACPI Controller

## 5V DUAL Power


SEL0	5VUSB
H	2 MOSFET
L	1 MOSFET

\*\*S50# pin function(Hi level = 5V)  
same as 5VUSB(Hi level = 12V)  
5VUSB USE 2 MOSFET


## VCC 1.5 Voltage Regulator

### 1.7V@250mA


Power	S0	S3	S5
VCC3_SB	Main	Standby	Standby
VCC5_STR	Main	Standby	0V
MEM_STR	Main	Standby	0V



\*\*INPUT 2 AND 3 MUST BE HI LEVEL WHEN USE  
OUTPUT 1 AND 2 FOR GPIO FUNCTION



### DDR VTT Power



SEL1	VRAM	VRAM_2.5
H	3.3VDUAL	2.5V
TRI-STATE	3.3VSB	2.5V
L	3.3VSTR	1.25V


FOR 3VSB OR 3VSTR  
SETTING BY SEL1

Pin 15,19,22,32 Must  
reserve capacitor.

ICH5 300mA  
PCI 375+20+20= 415mA  
VCC3\_SB 715mA

\*\* SETTING 3VSTR THEN VRAM\_2.5  
BECOME TO 1.25 VREF




### VCC\_VID / VID\_GOOD




Place MOSFET near CPU  
THIS PIN IS OPEN DRAIN OUTPUT

### DDR 2.5V Power

2.5V / 7A (DIMM) + 5A (NB)





# Voltage Regular Module



<b>Micro Star Restricted Secret</b>	
<b>Title</b>	Rev
<b>VRM 9.0</b>	1.0A
<b>Document Number</b>	<b>MS-7012</b>
MICRO-STAR INT'L No. 627-De St., Jung-He City, Taipei Hsien, Taiwan	
Last Revision Date: Tuesday, August 26, 2003	
Sheet 22 of 29	


# FRONT USB PORT



- \* USB Trace width : 7.5 mils
- \* USB Trace Spacing : 20 mils
- \* Differential USB Signlas Trace, Spacing : 7.5 mils

<i>Micro Star Restricted Secret</i>	
<b>Title</b> Front USB Port	Rev 1.0A
<b>Document Number</b> MS-7012	
MICRO-STAR INT'L No. 66, Hsinyue St., Jung-Ho City, Taipei Hsien, Taiwan <a href="http://www.msi.com.tw">http://www.msi.com.tw</a>	Last Revision Date: Tuesday, August 26, 2003 Sheet 23 of 29

# REAR USB PORT




Micro Star Restricted Secret

<b>Title</b>		Rev
<b>Rear USB Port</b>		1.0A
<b>Document Number</b>		
<b>MS-7012</b>		
MICRO-STAR INT'L No. 627-De St., Jung-He City, Taipei Hsien, Taiwan <a href="http://www.msi.com.tw">http://www.msi.com.tw</a>		Last Revision Date: Tuesday, August 26, 2003
Sheet		24 of 29



# Super I/O

## LPC SUPER I/O W83627F/HF/THF




### LPC I/O STRAPPING RESISTOR




SOUTA	L: Disable KBC	H: Enable KBC
SOUTB	L: 24MHZ	H: 48MHZ
RTSA#	L: CFAD=2E	H: CFAD=4E
DTRA#	L: PNP Default	H: PNP no Default



### SPEAKER BLOCK




### Chassis Intrusion




### BIOS PROTECT BLOCK

BIOS Update Config.		
HIGH	Un_protected	
LOW	Protected	Default




### FWH Resistors




### FWH DECOUPLING CAPACITORS

Place Cap. as Close to FWH< 350 mil


#### Firmware Hub (FWH)



### INIT signal voltage translation





### FLOPPY CONNECTOR



Remove R41 for Floppy Compatibility

### Thermal Resistor






NOTE: LOCATE CLOSE STATUS PANEL



Micro Star Restricted Secret		
Title	W627THF LPC I/O / FWH	
Document Number	MS-7012	Rev
		1.0A
MICRO-STAR INT'L No. 62, Hsueh-De St., Jung-He City, Taippei Hsien, Taiwan http://www.msi.com.tw		Last Revision Date: Tuesday, August 26, 2003
Sheet		25 of 29

# KB/MS/LPT/COM Port/FAN



## PS2 KEYBOARD & MOUSE CONNECTOR




## PARALLEL PORT



## SERIAL PORT 1





## CPU FAN




For W627 THF Fan Controller

## EMI




Micro Star Restricted Secret	
Title	KB/MS/LPT/COM Port/FAN
Rev	1.0A
Document Number	MS-7012
MICRO-STAR INT'L No. 66, Hsueh-De St., Jung-He City, Taippei Hsien, Taiwan http://www.msi.com.tw	Last Revision Date: Tuesday, August 26, 2003 Sheet 26 of 29


# ATX connector / Front Panel



# Intel reference GMCH VTT power circuit



# ATX Connector














**JAUDIO1(1-2),(3-4)**

YJUMPER-MG  JAUD1(5-6)

YJUMPER-MG  JAUD1(9-10)

YJUMPER-MG  JBAT1\_1(1-2)

YJUMPER-MG  JBIOS1(1)



<b>Micro Star Restricted Secret</b>	
<b>Title</b>	<b>Manual Part</b>
<b>Document Number</b>	<b>MS-7012</b>
MICRO-STAR INT'L No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan <a href="http://www.msi.com.tw">http://www.msi.com.tw</a>	
Last Revision Date: Tuesday, August 26, 2003	
Sheet 28 of 29	

00A to 00B Schematic change list		Page
1	Due to the vcore high side MOSFET burn down, the root cause is the PWM pin17 interfere with noise. Phenomenon : the PWM gate waveform will vibrated. Solution : the PWM pin 17 are isolated.	22
2	Due to thermal issue, i have to change placement to fix the DDR volatge(2.55V) control circuit too hot issue.	21
3	Due to EMI requirement, the EMI engineer will change placement with MS1.	16
4	Due to MEDION engineer requirement, the MIC pull-up power source change from AVDD5.	19
5		
6		
7		
8		
9		
10		

00B to 100 Schematic change list		Page
1	Due to circuit error, to modify usb port 6 and port 7 circuit.	24
2		
3		
4		
5		
6		
7		
8		
9		
10		