



	JP19	JP20	JP22
100 MHz	■	■	■
90 MHz	■	□	■
75 MHz	□	□	■



	JP28	JP29	JP30
256K	<input type="checkbox"/> <input type="checkbox"/>	<input type="checkbox"/> <input type="checkbox"/>	<input type="checkbox"/> <input type="checkbox"/>
512K	<input type="checkbox"/> <input type="checkbox"/>	<input type="checkbox"/> <input type="checkbox"/>	<input type="checkbox"/> <input type="checkbox"/>
1M	<input type="checkbox"/> <input type="checkbox"/>	<input type="checkbox"/> <input type="checkbox"/>	<input type="checkbox"/> <input type="checkbox"/>

	TAG RAM U38	DATA RAM U37, U39-U43, U47, U48
256K	8K*8	32K*8
512K	32K*8	64K*8
1M	32K*8	128k*8

TAG RAM uses 5V SRAM

DATA RAM uses 5V/3.3V *mixed mode SRAM

* mixed mode SRAM means VCC 5V, I/O 3.3V

Jumper Setting		Function
JP17	<input type="checkbox"/> <input checked="" type="checkbox"/> <input type="checkbox"/>	Always Invalidate Cache
	<input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/>	Invalidate Cache on Write
JP32	<input type="checkbox"/> <input checked="" type="checkbox"/>	2/3 Bus/Core Ratio
	<input type="checkbox"/> <input type="checkbox"/>	1/2 Bus/Core Ratio
JP27	<input type="checkbox"/> <input checked="" type="checkbox"/> <input type="checkbox"/>	128M DRAM on Board
	<input type="checkbox"/> <input type="checkbox"/> <input checked="" type="checkbox"/>	Memory Mapped I/O at Top of Memory
JP4	<input type="checkbox"/> <input type="checkbox"/>	End of Last T2
	<input type="checkbox"/> <input checked="" type="checkbox"/>	Beginning of Last T2
JP3	<input type="checkbox"/> <input type="checkbox"/>	Disable Fast VESA Bus
	<input checked="" type="checkbox"/> <input type="checkbox"/>	Enable Fast VESA Bus
JP12	<input type="checkbox"/> <input type="checkbox"/>	3 AT Clock Added
	<input type="checkbox"/> <input checked="" type="checkbox"/>	0 AT Clock Added
JP14	<input type="checkbox"/> <input type="checkbox"/>	End of First T2
	<input type="checkbox"/> <input checked="" type="checkbox"/>	End of Second T2
JP6	<input type="checkbox"/> <input checked="" type="checkbox"/> <input type="checkbox"/>	Clear CMOS Memory
	<input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/>	Normal Operation
JP36	<input type="checkbox"/> <input type="checkbox"/>	VESA Bus 0 Wait
	<input type="checkbox"/> <input checked="" type="checkbox"/>	VESA Bus 1 Wait