User's Manual M010 Motherboard



Getting Started

M010 Motherboard

Information in this document is subject to change without notice and does not represent a commitment on the part of Creative Technology Ltd. No part of this manual may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, for any purpose without the written permission of Creative Technology Ltd. The software described in this document is furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. It is against the law to copy the software on any other medium except as specifically allowed in the license agreement. The licensee may make one copy of the software for backup purposes.

Copyright © 2000 by Creative Technology Ltd. All rights reserved.

Version 1.0

January 2000

Sound Blaster is a registered trademark of Creative Technology Ltd. Blaster, PC-DVD, Graphics Blaster Exxtreme, and BlasterPC are trademarks of Creative Technology Ltd. PC SoundWorks is a trademark of Cambridge SoundWorks.

Intel is a registered trademark of Intel Corporation. PentiumTM II Processor is a registered trademark of Intel Corporation. IBM, PC/AT, and PS/2 are registered trademarks of International Business Machines Corporation. Microsoft, MS-DOS, Windows, and the Windows logo are registered trademarks of Microsoft Corporation. Microsoft, MS-DOS, and Windows are registered trademarks of Microsoft Corporation. All other products are trademarks or registered trademarks of their respective owners.

Safety Information

CAUTION: This device is intended to be installed by the user in a CSA/TUV/UL certified/listed IBM AT or compatible personal computers in the manufacturer's defined operator access area. Check the equipment operating/installation manual and/or with the equipment manufacturer to verify/confirm if your equipment is suitable for user-installed application cards.

ATTENTION: Ce carte est destiné à être installé par l'utilisateur, dans un ordinateur compatible certifié CSA/TUV/UL ou listé IBM AT, à l'intérieur de la zone définie par le fabricant. Consulter le mode d'emploi ou le fabricant de l'appareil pour vérifier ou confirmer si l'utilisateur peut y installer lui-même des cartes périphériques.

Notice for the USA

FCC Part 15: This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, this notice is not a guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try one or more of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the distance between the equipment and receiver.
- Connect the equipment to an outlet on a circuit different from that to which the receiver is connected.
- □ Consult the dealer or an experienced radio/TV technician.

CAUTION: To comply with the limits for the Class B digital device, pursuant to Part 15 of the FCC Rules, this device must be installed in computer equipment certified to comply with the Class B limits.

All cables used to connect the computer and peripherals must be shielded and grounded. Operation with non-certified computers or non-shielded cables may result in interference to radio or television reception.

Modifications

Any changes or modifications not expressly approved by the grantee of this device could void the user's authority to operate the device.

Notice for Canada

This apparatus complies with the Class "B" limits for radio interference as specified in the Canadian Department of Communications Radio Interference Regulations.

Cet appareil est conforme aux normes de CLASSE "B" d'interference radio tel que spe'cifie' par le Ministère Canadien des Communications dans les règlements d'interfe'rence radio.

Compliance

This product conforms to the following Council Directive: Directive 89/336/EEC, 92/31/EEC (EMC)

Declaration of Conformity

According to the FCC96 208 and ET95-19

Importer's Name:	Creative Labs Inc.
Importer's Address:	1901 McCarthy Boulevard Milpitas, CA. 95035 United States Tel: (408) 428-6600
Manufacturer's Name:	Creative Technology Ltd.

Manufacturer's Address: 31 International Business Park Creative Resource

Singapore 609921

declares under its sole responsibility that the product

Trade Name: Creative Labs

Model Number: M010

has been tested according to the FCC / CISPR22/85 requirement for Class B devices and found compliant with the following standards:

EMI/EMC: ANSI C63.4 1992, FCC Part 15 Subpart B

Complies with Canadian ICES-003 Class B

This device complies with part 15 of the FCC Rules. Operation is subject to the following two conditions:

- 1. This device may not cause harmful interference, and
- This device must accept any interference received, including interference that may cause undesirable operation.

Ce matériel est conforme à la section 15 des régles FCC. Son Fonctionnement est soumis aux deux conditions suivantes:

- 1. Le matériel ne peut étre source D'interférences et
- 2. Doit accepter toutes les interférences reques, Y compris celles pouvant provoquer un fonctionnement indésirable.

Compliance Manager Creative Labs, Inc. November 5, 1998

Contents

1

+

Introduction	
Document Conventions	viii
Product Description	
Overview	
Feature Summary	
Creative M010 Board Layout	
Online Support	
Design Specifications	
Processor	
System Memory	
ECC Memory	
DIMM Installation Guidelines	
Intel® 820 Chipset	
USB	
IDE Support	
I/O Controller	
Serial Ports	
Infrared Support	
Parallel Port	

Diskette Drive Controller	1-25
Keyboard and Mouse Interface	1-26
Power Management Features	1-27
Software Support	1-27
Hardware Support	1-33

2 Technical Reference

Introduction	2-1
Memory Map	2-1
I/O Map	2-2
DMA Channels	2-7
PCI Configuration Space Map	2-8
Interrupts	2-9
PCI Interrupt Routing Map	2-11
Connectors	2-13
Back Panel Connector	2-14
Midboard Connectors	2-19
Front Panel Connectors	2-36
Jummper Block	2-42
Mechanical Considerations	2-44
Form Factor	2-44
I/O Shield	2-45
Electrical Considerations	2-46
Add-in Board Consideration	2-47
Fan Power Requirements	2-50
Power Supply Considerations	2-51

3 Overview of BIOS Features

Introduction	
BIOS Flash Memory Organization	
Resource Configuration	
PCI Autoconfiguration	
System Management BIOS (SMBIOS)	
BIOS Upgrades	
Language Support	
Custom Splash Screen	
Recovering BIOS Data	
Boot Options	
CD-ROM and Network Boot	
Booting Without Attached Devices	
USB Legacy Support	
BIOS Security Features	
5	

4 BIOS Setup Program

Introduction	
Maintenance Menu	
Extended Configuration Submenu	
Main Menu	
Advanced Menu	
PCI Configuration Submenu	
Boot Configuration Submenu	
Peripheral Configuration Submenu	
IDE Configuration Submenu	
IDE Configuration Sub-submenus	
Diskette Configuration Submenu	
Event Log Configuration Submenu	
Video Configuration Submenu	
Security Menu	

Power Menu	
Boot Menu	4-29
IDE Drive Configuration Submenu	4-31
Exit Menu	

5 Error Messages and Beep Codes

BIOS Error Messages	5-1
Port 80h POST Codes	5-4
Bus Initialization Checkpoints	5-15
Speaker	5-17
BIOS Beep Codes	5-18
Enhanced Diagnostics	5-19

Introduction

This manual provides you with information on how to set up and use your motherboard:

- Chapter 1, "Product Description" Provides an overview and design specifications of the motherboard, as well as chipset, memory and processor information.
- Chapter 2, "Technical Reference" Provides tabular data on System Memory Map, I/O Map, DMA Channels and PCI Configuration Space Map. Also contains information on mechanical, electrical and thermal considerations.
- Chapter 3, "Overview of BIOS Features"
 Provides information on the BIOS features on your motherboard.
- Chapter 4, "BIOS Setup Program"
 Provides instructions on how to specify BIOS settings in the CMOS Setup utility. It also provides a list of descriptions for the setup items.
- Chapter 5, "Error Messages and Beep Codes" Lists the error messages and provides a brief description of each.

Document Conventions

The following typographical conventions are used throughout this document:

Table i: Document conventions

This	Represents
bold	Text that must be entered exactly as it appears.
italic	Title of a book or a placeholder, which represents the information you must provide.
UPPERCASE	Directory name, file name, or acronym.
	The notepad icon indicates information that is of particular importance and should be considered before continuing.
	The alarm clock designates a caution or warning that can help you avoid situations involving risk.

Product Description

Overview

+

Feature Summary

Table 1-1 summarizes the Creative M010 board's major features.

Table 1-1: Feature Summary

Form Factor	ATX (12.0 inches by 8.2 inches)
Processor	Support for Intel® Pentium® III and Pentium II processors
Memory	 Two 168-pin SDRAM Dual Inline Memory Module (DIMM) sockets Support for up to 512 MB system memory Single or double-sided DIMMs supported
Chipset	 Intel® 820 Chipset, consisting of: Intel® 82820 Memory Controller Hub (MCH) Intel® 82801AA I/O Controller Hub (ICH) Intel® 82802AB 4 Mbit Firmware Hub (FWH) Intel® 82805AA Memory Translator Hub (MTH)
I/O Control	SMSC LPC47M102 ultra I/O controller

Product Description 1-1

Table 1-1: Feature Summary

Video	AGP universal connector supporting 1X, 2X, and 4X AGP cards	
Peripheral Interfaces	 Two serial ports Two Universal Serial Bus (USB) ports One parallel port Two IDE interfaces with Ultra DMA and ATA 66 support One diskette drive interface 	
Expansion Capabilities	 Six add-in card expansion slots: Five PCI bus add-in card connectors (SMBus routed to PCI connector - slot 2) One AGP universal connector 	
BIOS	 Intel/AMI BIOS Intel 82802AB 4 Mbit Firmware Hub (FWH) Support for Advanced Power Management (APM), Advanced Configuration and Power Interface (ACPI), Plug and Play, and SMBIOS 	
Enhanced Diagnostics	Four dual-color LEDs on back panel	
Hardware Monitor Subsystem	 Two fan sense inputs used to monitor fan activity Two pin header security feature for intrusion detection Remote diode temperature sense Voltage sense to detect out of range values Hardware monitor component 	

Table 1-1: Feature Summary

Instantly Available PC	 Support for PCI Local Bus Specification Revision 2.2 Suspend to RAM support Wake on PS/2 keyboard and USB ports
Wake on LAN† Technology Connector	Support for system wake up using an add-in network interface card with remote wake up capability
Wake on Ring Connector	Support for system wake up using an add-in telephony device, such as a modem
SCSI LED Connector	Allows add-in SCSI controllers to use the same LED as the onboard I/O controller
AMR	Audio/Modem Riser connector

For information about	Refer to
The board's compliance level with APM, Plug and Play, and SMBIOS.	"Design Specifications" on page 1-6

Creative M010 Board Layout

Figure 1-1 shows the location of the major components on the Creative M010 board.



Figure 1-1: Creative M010 Board Components

Online Support

Find information about the Creative M010 board under "Product Info" or "Customer Support" at these World Wide Web sites:

http://www.intel.com/design/motherbd http://support.intel.com/support/motherboards/desktop

Find "Processor Data Sheets" or information about "Proper Date Access in Systems with Intel Motherboards" at these World Wide Web sites:

http://www.intel.com/design/litcentr http://support.intel.com/support/year2000

Find information about the ICH addressing at this World Wide Web site: http://developer.intel.com/design/chipsets/datashts/

Design Specifications

Table 1-2 lists the specifications applicable to the Creative M010 board.

Reference NameSpecification TitleVersion, Revision Date, and Ownership		Version, Revision Date, and Ownership	The information is available from	
AC'97	Audio Codec '97	Version 2.1, May 1998, Intel Corporation	ftp://download.intel.com/ pc-supp/platform/ ac97	
ACPI	Advanced Configuration and Power Interface Specification	Version 1.0b, February 1, 1999, Intel Corporation, Microsoft Corporation, and Toshiba Corporation.	http://www.teleport.com/~acpi/	
AGP	Accelerated Graphics Port Interface Specification	Version 2.0, May 4, 1998, Intel Corporation.	the Accelerated Graphics Implementers Forum at: http://www.agpforum.org/	
AMI BIOS	American Megatrends BIOS Specification	AMIBIOS 99, 1999 American Megatrends, Inc.	http://www.amibios.com, or http://www.ami.com/download/ amibios99.pdf	
AMR	Audio/Modem Riser Specification	Version 1.01, September 10, 1998, Intel Corporation.	ftp://download.intel.com/pc-supp/platform/ ac97/amr101.pdf	

Table 1-2: Specifications

+

Reference Name	Specification TitleVersion, Revision Date, and OwnershipThe information is available		The information is available from
АРМ	Advanced Power Management BIOS Interface Specification	Version 1.2, February 1996, Intel Corporation, Microsoft Corporation.	http://www.microsoft.com/hwdev/busbios/ amp_12.htm
ATA-3	Information Technology - AT Attachment-3 Interface, X3T10/2008D	Version 6, October 1995, ASC X3T10 Technical Committee.	ATA Anonymous FTP Site: ftp://www.dt.wdc.com/ata/ata-3/
ATAPI	Information TechnologyAT Attachment with Packet Interface Extensions T13/1153D	Version 18, August 19, 1998, Contact: T13 Chair, Seagate Technology.	T13 Anonymous FTP Site: ftp://fission.dt.wdc.com/x3t13/project/ d1153r18.pdf
ATX	ATX Specification	Version 2.01, February 1997, Intel Corporation.	http://developer.intel.com/design/motherbd/ atx.htm

Table 1-2: Specifications

Reference Name	Specification Title	Version, Revision Date, and Ownership	The information is available from
EPP	Enhanced Parallel Port IEEE std 1284.1-1997	Version 1.7, 1997, Institute of Electrical and Electronic Engineers.	http://standards.ieee.org/reading/ieee/ std_public/description/busarch/1284.1- 1997_desc.html
EI Torito	Bootable CD- ROM format specification	Version 1.0, January 25, 1995, Phoenix Technologies Ltd., and IBM Corporation.	the Phoenix Web site at: http://www.ptltd.com/techs/specs.html
IrDA†	Serial Infrared Physical Layer Link specification	Version 1.1, October 17, 1995, Infrared Data Association.	Phone: (510) 943-6546 Fax: (510) 943-5600 E-mail: irda@netcom.com
LPC	Low Pin Count Interface Specification	Version 1.0, September 29, 1997, Intel Corporation.	http://www.intel.com/design/chipsets/ industry/lpc.htm
PCI	PCI Local Bus Specification	Version 2.2, December 18, 1998, PCI Special Interest Group.	http://www.pcisig.com/

Table 1-2: Specifications

Reference Name	Specification TitleVersion, Revision Date, and OwnershipThe information is available from to available from to available from 		The information is available from
	PCI Bus Power Management Interface Specification	Version 1.1, December 18, 1998, PCI Special Interest Group.	http://www.pcisig.com/
Plug and Play	Plug and Play BIOS specification	Version 1.0a, May 5, 1994, Compaq Computer Corp., Phoenix Technologies Ltd.,and Intel Corporation.	http://www.microsoft.com/hwdev/respec/ pnpspecs.htm
SDRAM	PC SDRAM Unbuffered DIMM Specification	Revision 1.0, February, 1998, Intel Corporation.	http://www.intel.com/design/chipsets/ memory
	PC SDRAM DIMM Specification	Revision 1.5, November, 1997, Intel Corporation.	http://www.intel.com/design/chipsets/ memory
	PC Serial Presence Detect (SPD) Specification	Revision 1.2A, December, 1997 Intel Corporation.	http://www.intel.com/design/pcisets/memory

Table 1-2: Specifications

Reference Name	Specification TitleVersion, Revision Date, and Ownership		The information is available from	
SMBIOS	System Management BIOS	Version 2.3, August 12, 1998, Award Software International Inc., Dell Computer Corporation, Hewlett- Packard Company, Intel Corporation, International Business Machines Corporation, Phoenix Technologies Limited, American Megatrends Inc., and SystemSoft Corporation.	http://developer.intel.com/ial/wfm/design/ smbios	+
UHCI	Universal Host Controller Interface Design Guide	Version 1.1, March 1996, Intel Corporation.	http://www.usb.org/developers	+

Table 1-2: Specifications

+

Reference Name	Specification Title	Version, Revision Date, and Ownership	The information is available from
USB	Universal Serial Bus Specification	Version 1.1, September 23, 1998, Compaq Computer Corporation, Intel Corporation, Microsoft Corporation, and NEC.	http://www.usb.org/developers
WfM	Wired for Management Baseline	Version 2.0, December 18, 1998, Intel Corporation.	http://developer.intel.com/ial/WfM/ wfmspecs.htm

Processor



The Creative M010 desktop board supports processors that have a 19.3 A maximum current draw (2 V core), or 18.4 A maximum current draw (1.6 V core). Using a processor not in compliance with the above guidelines can damage the processor, the Creative M010 board, and the power supply. See the processor's data sheet for current usage requirements. The Creative M010 board supports a single Pentium III or Pentium II processor. The host bus speed is automatically selected. The processor must be secured by a retention mechanism attached to the Creative M010 board.

The Creative M010 board supports a single 242-contact slot type processor as listed in Table 1-3.

Table 1	-3:	Supported	Processor
---------	-----	-----------	-----------

Processor Type	Processor Designation (MHz)	Host Bus Frequency (MHz)	L2 Cache Size (KB)
Pentium III processor	450, 500, 550, and 600	100	512
	550E, 600E, 650, and 700	100	256
	533B and 600B	133	512
	533EB, 600EB, 667, and 733	133	256
Pentium II processor	350, 400, and 450	100	512

All supported onboard memory can be cached, up to the cachability limit of the processor. See the processor's data sheet for cachability limits. Check with your local supplier for faster CPU support. Latest CPU information may not be available when this manual is printed.



66 MHz host bus frequency processors are not supported in this product. A hardware lockout is provided so that if such a processor is installed, the Creative M010 board will not power-up.

For information about	Refer to
Processor support	"Design Specifications" on page 1-6
Processor data sheets	"Design Specifications" on page 1-6

System Memory



The Creative M010 desktop board has two DIMM sockets supporting 168-pin SDRAM DIMMs. When installing memory in the Creative M010 desktop board, proper memory installation guidelines should be followed as described in DIMM Installation Guidelines

The Creative M010 desktop board supports the following memory features:

- □ 168-pin SDRAM DIMMs with gold-plated contacts
- 100 MHz SDRAM
- □ 64 Mbit and 128 Mbit SDRAM component density (see Table 1-4 below)
- □ Minimum system memory: 32 MB
- □ Maximum system memory: 512 MB
- □ Unbuffered single or double-sided DIMMs
- □ Serial Presence Detect (SPD) memory (only)
- □ Non-ECC and ECC DIMMs (ECC DIMMs will operate in non-ECC mode only)
- □ 3.3 V memory (only)
- □ Suspend to RAM

DIMM Size	Total Number of SDRAM Components on DIMM*	Non-ECC DIMM Organization*	SDRAM Component Density	SDRAM Component Organization
32MB	4	4M x 64	64 Mbit	4M x 16
64 MB	8	8M x 64	64 Mbit	8M x 8
64 MB	8 (double sided)	8M x 64	64 Mbit	4M x 16
64 MB	4	8M x 64	128 Mbit	8M x 16
128 MB	16 (double sided)	16M x 64	64 Mbit	8M x 8
128 MB	8	16M x 64	128 Mbit	16M x 8
128 MB	8 (double sided)	16M x 64	128 Mbit	8M x 16
256 MB	16 (double sided)	32M x 64	128 Mbit	16M x 8

Table 1-4: Supported DIMM Sizes and Configurations (non-ECC specified)

* Non-ECC DIMMs are specified. ECC DIMM organization will be x72 and will have up to one additional SDRAM component for each side of DIMM

ECC Memory

DIMM Installation Guidelines

To be fully compliant with all applicable Intel SDRAM memory specifications, the Creative M010 desktop board requires DIMMs that support the Serial Presence Detect (SPD) data structure.



An ECC-type DIMM may have one or two additional SDRAM devices per side for ECC bit storage. Do not count these when determining the number of SDRAM devices on the DIMM. The Creative M010 board supports both ECC and non-ECC DIMMs, however, ECC DIMMs will operate in non-ECC mode only.

The Creative M010 board requires supported DIMMs be installed under the guidelines listed below.

- If you have one DIMM, install it in Bank 0 (the memory slot closest to the processor).
 If only one DIMM is installed in Bank 1, the system will still boot, however STR will not work.
- □ If you have two identical DIMMs (same size, same number of sides, both single-sided or both double-sided), install them in either bank 0 or bank 1.
- □ If you have two DIMMs of different sizes (e.g., a 64 MB and 128 MB DIMM), install the larger DIMM in Bank 0, and the smaller DIMM in Bank 1.
- □ If you have two DIMMs of the same size and one is single-sided and one is double-sided, install the single-sided DIMM in Bank 0 and the double-sided DIMM in bank 1.

Table 1-5 summarizes the DIMM installation guidelines given above.

Types of DIMMs to be installed	Bank 0	Bank 1
One DIMM	DIMM	(Empty)
Two DIMMs - Same size, same number of sides (both single-or both double-sided)	Either DIMM	Either DIMM
Two DIMMs - Different sizes	Larger DIMM	Smaller DIMM
Two DIMMs - Same size, one is single-sided and one is double-sided.	Single-sided DIMM	Double-sided DIMM

 Table 1-5: Installation Guideline Summary

For information about	Refer to
The PC Serial Presence Detect Specification	"Design Specifications" on page 1-6
Obtaining copies of PC SDRAM specifications	"Design Specifications" on page 1-6

Intel® 820 Chipset

The Intel 820 chipset consists of the following devices:

- □ 82820 Memory Controller Hub (MCH) with Accelerated Hub Architecture (AHA) bus
- □ 82801AA I/O Controller Hub (ICH) with AHA bus
- □ 82802AB Firmware Hub (FWH)
- □ 82805AA Memory Translator Hub (MTH)

The chipset provides the host, memory, AGP, and I/O interfaces shown in Figure 1-2.



Figure 1-2: Intel 820 Chipset Block Diagram

For information about	Refer to
The Intel 820 chipset	http://developer.intel.com
The resource used by the chipset	Chapter 2
The chipset's compliance with ACPI, APM, AC'97	"Design Specifications" on page 1-6

AGP is a high-performance interface for graphics-intensive applications, such as 3D applications. While based on the PCI Local Bus Specification, Rev. 2.1, AGP is independent of the PCI bus and is intended for exclusive use with graphical display devices. AGP overcomes certain limitations of the PCI bus related to handling large amount of graphics data with the following features:

D Pipelined memory read and write operations that hide memory access latency

Demultiplexing of address and data on the bus for nearly 100 percent efficiency

For informtion about	Refer to
Obtaining the Accelerated Graphics Port Interface	"Design Specifications" on page
Specification	1-6



USB port may not meet FCC Class B requirements, even if no device or a low-speed USB device is attached to the cable. Use shielded cable that meets the requirements for full-speed devices. The Creative M010 board has two USB ports onboard; one USB peripheral can be connected to each port. For more than two USB devices, an external hub can be connected to either port. The two USB ports are implemented with stacked back panel connectors. The Creative M010 board fully supports UHCI and uses UHCI-compatible software drivers.

USB features include:

- □ Self-identifying peripherals that can be plugged in while the computer is running
- □ Automatic mapping of function to driver and configuration
- \Box Support for isochronous and asynchronous transfer types over the same set of wires
- □ Support for up to 127 physical devices
- Guaranteed bandwidth and low latencies appropriate for telephony, audio, and other applications
- □ Error-handling and fault-recovery mechanisms built into the protocol

For information about	Refer to
The location of the USB connectors on the back panel	Figure 2-2 on page 2-14
The signal names of the USB connectors	Table 2-8 on page 2-16
The USB specification and UHCI	"Design Specifications" on page 1-6

IDE Support

IDE Interfaces

The Creative M010 board has two independent bus-mastering IDE interfaces. These interfaces support:

- □ ATA 33/66
- □ ATAPI devices (such as CD-ROM drives)
- \Box ATA devices using the transfer modes listed in Table 4-11 on page 4-20

The BIOS supports logical block addressing (LBA) and extended cylinder head sector (ECHS) translation modes. The drive reports the transfer rate and translation mode to the BIOS.

The Creative M010 board supports laser servo (LS-120) diskette technology through its IDE interfaces. The LS-120 drive can be configured as a boot device by setting the BIOS Setup program's Boot menu to one of the following:

ARMD-FDD (ATAPI removable media device - floppy disk drive)

ARMD-HDD (ATAPI removable media device - hard disk drive)

For information about	Refer to	
The location of the IDE connectors	Figure 2-3 on page 2-20	
The signal names of the IDE connectors	Table 2-13 on page 2-21	+
BIOS Setup program's Boot menu	Table 4-17 on page 4-27	•

SCSI Hard Drive Activity	
LED Connector	

The SCSI hard drive activity LED connector is a 1 x 2-pin connector that allows add-in SCSI controller to use the same LED as the IDE controller. This connector can be connected to the LED output of the add-in controller card. The LED will indicate when data is being read or written using the add-in controller.

	For information about	Refer to
	The location of the SCSI hard drive activity LED connector	Figure 2-3 on page 2-20
	The signal names of the SCSI hard drive activity LED connector	Table 2-12 on page 2-21
Real-Time Clock, CMOS SRAM, and Battery	The real-time clock is compatible with DS1287 and MC146818 components. The clock provides a time-of-day clock and a multicentury calendar with alarm features and century rollover. The real-time clock supports 256 bytes of battery-backed CMOS SRAM in two banks that are reserved for BIOS use.	
	A coin-cell battery (CR2032) powers the real-time clock and CMOS memory. When the computer is not plugged into a wall socket, the battery has an estimated life of three years. When the computer is plugged in, the standby current from the power supply extends the life of the battery. The clock is accurate to \pm 13 minutes/year at 25 °C with 3.3 VSB applied.	
	The time, date, and CMOS values can be specified in the BIOS Setup program. The CMOS values can be returned to their defaults by using the BIOS Setup program.	

- □ If the battery and AC power fail, standard defaults, not custom defaults, will be loaded into CMOS RAM at power-on.
- □ The recommended method of accessing the date in systems with Creative M010 boards is indirectly from the Real-Time Clock (RTC) via the BIOS. The BIOS on Creative M010 boards contains a century checking and maintenance feature. This feature checks the two least significant digits of the year stored in the RTC during each BIOS request (INT 1Ah) to read the date and, if less than 80 (i.e., 1980 is the first year supported by the PC), updates the century byte to 20. This feature enables operating systems and applications using the BIOS date/time services to reliably manipulate the year as a four-digit value.

For information about	Refer to
Proper date access in systems with Creative M010 boards	"Design Specifications" on page 1-6

I/O Controller

The SMSC LPC47M102 I/O Controller provides the following features:

- □ Low pin count (LPC) interface
- □ 3.3V operation
- Two serial ports
- One parallel port with Extended Capabilities Port (ECP) and Enhanced Parallel Port (EPP) support
- □ Serial IRQ interface compatible with serialized IRQ support for PCI systems
- □ PS/2-style mouse and keyboard interfaces
- □ Interface for one 1.2 MB, 1.44 MB, or 2.88 MB diskette drive
- □ Intelligent power management, including a programmable wake up event interface
- D PCI Power Management Support
- □ IrDA 1.0 compliant
- □ Fan control:
 - Two fan control outputs
 - Two fan tachometer inputs

The BIOS Setup program provised configuration options for the I/O controller.

For information about	Refer to
SMSC LPC47M102 I/O controller	http://www.smsc.com

Serial Ports	The Creative M010 board has two 9-pin D-Sub serial port connectors located on the back panel. The serial ports' NS16C550-compatible UARTs support data transfers at speeds up to 115.2 kbits/sec with BIOS support. The serial ports can be assigned as COM1 (3F8h), COM2 (2F8h), COM3 (3E8h), or COM4 (2E8h).		
	For information about	Refer to	
	The location of the serial port connectors	Figure 2-2 on page 2-14	
	The signal names of the serial port connectors	Table 2-9 on page 2-16	
Infrared Support	On the front panel connector, there are four pins that support Hewlett-Packard HSDL-1000 compatible infrared (IR) transmitters and receivers. In the BIOS Setup program, Serial Port E can be directed to a connected IR device. (In this case, the serial port B connector on the back panel cannot be used.) The IR connection can be used to transfer files to or from portable devices like laptops, PDAs, and printers. The Infrared Data Association (IrDA) specification supports data transfers of 115 Kbits/sec at a distance of 1 meter.		
	For information about	Refer to	
	The infrared port connector	Table 2-24 on page 2-37	
	Configuring serial port B for infrared applications	"Peripheral Configuration Submenu" on page 4-11	
	The IrDA specification	"Design Specifications" on page 1-6	

Parallel Port +	 The connector for the multimode bidirectional parallel p located on the back panel. In the BIOS Setup program, the following: Output only (PC AT†-compatible mode) Bi-directional (PS/2 compatible) EPP ECP 	 The connector for the multimode bidirectional parallel port is a 25-pin D-Sub connector located on the back panel. In the BIOS Setup program, the parallel port can be configured for the following: Output only (PC AT†-compatible mode) Bi-directional (PS/2 compatible) EPP ECP 	
	For information about	Refer to	
	The location of the parallel port connector	Figure 2-2 on page 2-14	
	The signal names of the parallel port connector	Table 2-9 on page 2-16	
Diskette Drive Controller	The I/O controller supports one diskette drive that is concontroller and supports both PC-AT and PS/2 modes.	npatible with the 82077 diskette drive	
	For information about	Refer to	
+	The location of the diskette drive connector	Figure 2-3 on page 2-20	
1	The signal namesof the diskette drive connector	Table 2-14 on page 2-23	
	The supported diskette drive capacities and sizes	Table 4-12 on page 4-21	

Keyboard and Mouse Interface



The keyboard is supported in the bottom PS/2 connector and the mouse is supported in the top PS/2 connector. Power to the computer should be turned off before a keyboard or mouse is connected or disconnected. PS/2 keyboard and mouse connectors are located on the back panel. The +5 V lines to these connectors are protected with a PolySwitch[†] circuit that, like a self-healing fuse, reestablishes the connection after an overcurrent condition is removed.

The keyboard controller contains the AMI keyboard and mouse controller code, provides the keyboard and mouse control functions, and supports password protection for power-on/reset. A power-on/reset password can be specified in the BIOS Setup program.

The keyboard controller also supports the hot-key sequence <Ctrl><Alt> for a software reset. This key sequence resets the computer's software by jumping to the beginning of the BIOS code and running the power-on self-test (POST).

For information about	Refer to
The location of the keyboard and mouse connector	Figure 2-2 on page 2-14
The signal names of the keyboard and mouse connectors	Table 2-7 on page 2-15

Power Management Features

Power management is implemented at several levels, including:

- □ Software support:
 - Advanced Power Management (APM)
 - Advanced Configuration and Power Interface (ACPI)
- □ Hardware Support :
 - Power connector
 - Fan connectors
 - Wake on LAN technology
 - Instantly Available technology
 - Wake on Ring
 - Resume on Ring
 - Wake from USB
 - · Wake on Keyboard
 - Wake on PME#

Software Support

The software support for power management includes:

- □ APM
- □ ACPI

If the Creative M010 board is used with an ACPI-aware operating system, the BIOS can provide ACPI support. Otherwise, it defaults to APM support.
APM makes it possible for the computer to enter an energy-saving standby mode. The standby mode can be initiated in the following ways:

- □ Time-out period specified in the BIOS Setup program
- □ From the operating system, such as the Standby menu item in Windows† 98

In standby mode, the Creative M010 board can reduce power consumption by spinning down hard drives, and reducing power to, or turning off of, VESA DPMS-compliant monitors. Power management mode can be enabled or disabled in the BIOS Setup program.

While in standby mode, the system retains the ability to respond to external interrupts and service requests, such as incoming faxes or network messages. Any keyboard or mouse activity brings the system out of standby mode and immediately restores power to the monitor.

The BIOS enables APM by default; but the operating system must support an APM driver for the power management features to work. For example, Windows 98 supports the power management features upon detecting that APM is enabled in the BIOS.

For information about	Refer to
Enabling or disabling power management in the BIOS Setup program	"Power Menu" on page 4-26
The M010 board's compliance level with APM	Table 1-2 on page 1-6

ACPI gives the operating system direct control over the power management and Plug and Play functions of a computer. The use of ACPI with the Creative M010 board requires an operating system that provides full ACPI support. ACPI features include:

- Plug and Play (including bus and device enumeration) and APM support normally contained in the BIOS
- Power management control of individual devices, add-in boards (some add-in boards may require an ACPI-aware driver), video displays, and hard disk drives
- □ Methods for achieving less than 30-watt system operation in the power-on/standby sleeping state
- □ A Soft-off feature that enables the operating system to power-off the computer
- □ Support for multiple wake up events (see Table 1-8 on page 1-32)
- Support for a front panel power and sleep mode switch. Table 6 lists the system states based on how long the power switch is pressed, depending on how ACPI is configured with an ACPI-aware operating system.

Table 1-6:	Effects of	Pressing the	Power	Switch
------------	------------	--------------	-------	--------

If the systems is in this state	and the power switch is pressed for	the system enters this state
Off (ACPI G2/G5 - Soft off)	Less than four seconds Power-on	(ACPI G0 - working state)
On (ACPI G0 - working state)	Less than four seconds	Soft-off/Standby (ACPI G1 - sleeping state)
On (ACPI G0 - working state)	More than four seconds	Fail safe power-off (ACPI G2/G5 - Soft off)

If the systems is in this state	and the power switch is pressed for	the system enters this state	
Sleep (ACPI G1-sleeping state)	Less than four seconds	Wake up (ACPI G0 - working state)	_
Sleep (ACPI G1-sleeping state)	More than four seconds	Power-off (ACPI G2/G5 - Soft off)	

 Table 1-6: Effects of Pressing the Power Switch

For information about	Refer to
The Creative M010 board's compliance level with ACPI	"Design Specifications" on page 1-6

System States and Power States	Under ACPI, the operating system directs all system and device power state transitions. The operating system puts devices in and out of low-power states based on user preferences and knowledge of how devices are being used by applications. Devices that are not being used can be turned off. The operating system uses information from applications and user settings to put the system as a whole into a low-power state.
	Table 1-7 lists the power states supported by the Creative M010 board along with the associated system power targets. See the ACPI specification for a complete description of the various system and power states.

Table 1-7: Power States and Targeted System Power

Global States	Sleeping States	CPU States	Device States	Targeted System Power*
G0 - working state	S0 - working	C0 - working	D0 - working state	Full power > 60 W
G1 - Sleeping State	S1 - CPU stopped	C1 - stop grant	D1, D2, D3 - device specification specific.	5 W< Power < 30 W
G1 - Sleeping State	S3 - Suspend to RAM. Context saved to RAM.	No power	D3 - no power except for wake up logic.	Power < 5 W**
G2/S5	S5 - Soft off. Context not saved. Cold boot is required.	No power	D3 - no power except for wake up logic.	Power < 5 W**
G3 - mechanical off. AC power is disconnected from the computer.	No power to the system	No power	D3 - no power for wake up logic, except when provided by battery or external source.	No power to the system so that service can be performed.

* Total system power is dependent on the system configuration, including add-in boards and peripherals powered by the system chassis' power supply.

** Dependent on the standby power consumption of wake-up devices used in the system.

Wake Up Devices and Events

Table 1-8 lists the devices or specific events that can wake the computer from specific states.

Table 1-8: Wake Up Devices and Events

These devices/events can wake up the computer	from this state
Power switch	S1, S3, S5
RTC alarm	S1, S3, S5
LAN (through Wake on LAN connector)	S5
PME#	S1, S3, S5
Modem	S1, S3
IR command	S1, S3
USB	S1, S3
PS/2 keyboard	S1, S3

In addition to power management, ACPI provides controls and information so that the operating system can facilitate Plug and Play device enumeration and configuration. ACPI is used only to enumerate and configure Creative M010 board devices that do not have other hardware standards for enumeration and configuration. PCI devices on the Creative M010 board, for example, are not enumerated by ACPI.



The use of these wake up events from a ACPI state requires an operating system that provides full ACPI support. In addition, software, drivers, and peripherals must fully support ACPI wake events.

Plug and Play

Hardware Support



If the Wake on LAN and Instantly Available technology features are used, ensure that the power supply provides adequate +5 V standby current. Failure to do so can damage the power supply. The total amount of standby current required depends on the wake devices supported and manufacturing options. Refer to "Standby Current Requirements" on page 2-46 for additional information. The Creative M010 board provides several hardware features that support power management, including:

- Power connector
- ☐ Fan connectors
- □ Wake on LAN technology
- □ Instantly Available technology
- Wake on Ring
- Resume on Ring
- □ Wake from USB
- □ Wake from PS/2 keyboard
- □ PME# wakeup support

Wake on LAN technology and Instantly Available technology require power from the +5 V standby line. The sections discussing these features describe the incremental standby power requirements for each.

Wake on Ring and Resume on Ring enable telephony devices to access the computer when it is in a power-managed state. The method used depends on the type of telephony device (external or internal) and the power management mode being used (APM or ACPI).

The use of Wake on Ring, Resume on Ring, and Wake from USB technologies from an ACPI state requires an operating system that provides full ACPI support.

Power Connector

When used with an ATX-compliant power supply that supports remote power-on/-off, the Creative M010 board can turn off the system power through software control. To enable soft-off control in software, advanced power management must be enabled in the BIOS Setup program and in the operating system. When the system BIOS receives the correct APM command from the operating system, the BIOS turns off power to the computer.

With soft-off enabled, if power to the computer is interrupted by a power outage or a disconnected power cord, when power resumes, the computer returns to the power state it was in before power was interrupted (on or off).

For information about	Refer to
The location of the power connector	Figure 2-4 on page 2-24
The signal names of the power connector	Table 2-17 on page 2-26
The ATX specification	"Design Specifications" on page 1-6

Fan Connectors

The Creative M010 board has three fan connectors. The functions of these connectors are described in Table 1-9

Table 1-9: Fan Connector Descriptions

Connector	Function
System fan (Fan 1)	Provides +12 V DC for a system or chassis fan. The fan voltage can be switched on or off, depending on the power management state of the computer. A tachometer feedback connection is also provided.
Power supply fan control (Fan 2)	Provides +12 V DC for a system or chassis fan. The fan voltage can be switched on or off, depending on the power management state of the computer. A tachometer feedback connection is also provided.
Processor fan (Fan 3)	Provides +12 V DC for a processor fan or active fan heatsink

For information about	Refer to
The location of the fan connectors	Figure 2-4 on page 2-24
The signal names of the fan connectors	"Hardware Control and Power" on page 2-24

Wake on LAN Technology



Wake on LAN technology enables remote wakeup of the computer through a network. The LAN subsystem PCI bus network adapter monitors network traffic at the Media Independent Interface. Upon detecting a Magic Packet[†] frame, the LAN subsystem asserts a wakeup signal that powers up the computer. Depending on the LAN implementation, the Creative M010 board supports Wake on LAN technology in one of two ways:

□ Through the Wake on LAN technology connector (APM or ACPI S5 only)

□ Through the PCI bus PME# signal (for PCI 2.2 compliant LAN designs)

The Wake on LAN technology connector can be used with PCI bus network adapters that have a remote wake up connector, as shown in Figure 3. Network adapters that are PCI 2.2 compliant assert the wakeup signal through the PCI bus signal PME# (pin A19 on the PCI bus connectors).



Figure 1-3: Using the Wake on LAN Technology Connector

For information about	Refer to
The location of the Wake on Ring connector	Figure 2-4 on page 2-24
The signal names of the Wake on Ring connector	Table 2-19 on page 2-27

Instantly Available technology enables the Creative M010 board to enter the ACPI S3 (Suspend-to-RAM) sleep-state. While in the S3 sleep-state, the computer will appear to be off (the power supply is off, the fans are off, and the front panel LED is amber if dual-color, or off if single-color.) When signaled by a wake-up device or event, the system quickly returns to its last known wake state. Table 1-8 on page 1-32 lists the devices and events that can wake the computer from the S3 state.

The Creative M010 board supports the *PCI Bus Power Management Interface Specification*. For information on the versions of this specification, see "Design Specifications" on page 1-6. Add-in boards that also support this specification can participate in power management and can be used to wake the computer.

The use of Instantly Available technology requires operating system support and PCI 2.2 compliant add-in cards and drivers.

The standby power indicator LED shows that power is still present at the DIMM and PCI bus connectors, even when the computer appears to be off. Table 1-4 shows the location of the standby power indicator LED.

Instantly Available Technology





Figure 1-4: Location of Standby Power Indicator LED

Wake on Ring	The operation of Wake on Ring can be summarized as	follows:		
-	D Powers up the computer from either the APM soft	-off mode or the ACPI S3 states		
	Requires two calls to access the computer:			
	• First call restores the computer			
	• Second call enables access (when the appropria	te software is loaded)		
	Detects incoming calls differently for external as of	opposed to internal modems:		
	 For external modems, the Creative M010 board hardware monitors the Ring-Indicate (RI) input of serial port A (serial port B does not support this feature) For internal modems, a cable must be routed from the modem to the Wake on Ring (WOR) connector 			
	The Wake on Ring connector is a manufacturing optic	n.		
	For information about	Refer to		
	The location of the Wake on Ring connector	Figure 2-4 on page 2-24		
	The signal names of the Wake on Ring connector	"Hardware Control and Power" on page 2-24		
Resume on Ring	The operation of Resume on Ring can be summarized as follows:			
	□ Resumes operation from either the APM sleep mode or the ACPI S1 state			
	Requires only one call to access the computer			
	Detects incoming call similarly for external and internal modems; does not use the Wake on Ring connector			

 \Box Requires modem interrupt be unmasked for correct operation

Wake from USB



Wake from USB requires the use of a USB peripheral that supports Wake from USB. USB bus activity wakes the computer from an ACPI S1 or S3 state.

Wake from PS/2 Keyboard

PS/2 keyboard activity wakes the computer from an ACPI S1 or S3 state.

PME# Wakeup Support

When the PME# signal on the PCI bus is asserted, the computer wakes from an ACPI S1 or S3 state.

2

Technical Reference

Introduction

Chapter 2 contains several standalone tables. Table 2-1 describes the System Memory Map, Table 2-2 shows the I/O Map, Table 2-3 lists the DMA Channels, Table 2-4 defines the PCI Configuration Space Map, and Table 2-5 describes the Interrupts. The remaining sections in this chapter are introduced by text found with their respective section headings.

Memory Map

Address Range (decimal)	Address Range (hex)	Size	Description
1024 K - 524288 K	100000 - 1FFFFFFF	511 MB	Extended memory
960 K - 1024 K	F0000 - FFFFF	64 KB	Runtime BIOS
896 K - 960 K	E0000 - EFFFF	64 KB	Reserved
800 K - 896 K	C8000 - DFFFF	96 KB	Available high DOS memory (open to the PCI bus)

 Table 2-1: System Memory Map

Table 2-1: System Memory Map

Address Range (decimal)	Address Range (hex)	Size	Description	
640 K - 800 K	A0000 - C7FFF	160 KB	Video memory and BIOS	
639 K - 640 K	9FC00 - 9FFFF	1 KB	Extended BIOS data (movable by memory manager software)	
512 K - 639 K	80000 - 9FBFF	127 KB	Extended conventional memory	
0 K - 512 K	00000 - 7FFFF	512 K	Conventional memory	

I/O Map

Table 2-2: I/O Map

Address (hex)	Size	Description
0000 - 000F	16 bytes	DMA controller
0020 - 0021	2 bytes	Programmable Interrupt Control (PIC)
0040 - 0043	4 bytes	System timer
0060	1 byte	Keyboard controller byte-reset IRQ
0061	1 byte	System speaker
0064	1 byte	Keyboard controller, CMD / STAT byte
0070 - 0071	2 bytes	System CMOS / Real Time Clock

Table 2-2: I/O Map

+

Address (hex)	Size	Description
0072 - 0073	2 bytes	System CMOS
0080 - 008F	16 bytes	DMA controller
0092	1 byte	Fast A20 and PIC
00A0 - 00A1	2 bytes	PIC
00B2 - 00B3	2 bytes	APM control
00C0 - 00DF	32 bytes	DMA
00F0	1 byte	Numeric data processor
0170 - 0177	8 bytes	Secondary IDE channel
01F0 - 01F7	8 bytes	Primary IDE channel
One of these ranges : 0200 - 0207 0208 - 020F 0210 - 0217 0218 - 021F	Can vary from 1 byte to 8 bytes	Audio/game port
One of these ranges : 0220 - 022F	16 bytes	Audio (Sound Blaster Pro†-compatible)
0240 - 024F	16 bytes	

Table 2-2: I/O Map

Address (hex)	Size	Description
0228 - 022F*	8 bytes	LPT3
0278 - 027F*	8 bytes	LPT2
02E8 - 02EF*	8 bytes	COM4/Video (8514A)
02F8 - 02FF*	8 bytes	COM2
One of these ranges : 0320 - 0327 0330 - 0337 0340 - 0347 0350 - 0357	8 bytes	MPU-401 (MIDI)
0376	1 byte	Secondary IDE channel commad port
0377, bits 6:0	7 bits	Secondary IDE channel status port
0378 - 037F	8 bytes	LPT1
0388 - 038B	6 bytes	AdLib† (FM synthesizer)
03B0 - 03BB	12 bytes	Intel 82820 - Memory Controller Hub (MCH)
03C0 - 03DF	32 bytes	Intel 82820 - Memory Controller Hub (MCH)
03E8 - 03EF	8 bytes	COM3
03F0 - 03F5	6 bytes	Diskette channel 1

Table 2-2: I/O Map

+

+

Address (hex)	Size	Description
03F6	1 byte	Primary IDE channel command port
03F8 - 03FF	8 byte	COM1
04D0 - 04D1	2 bytes	Edge/level triggered PIC
One of these ranges : 0530 - 0537 0E80 - 0E87 0F40 - 0F47	8 bytes	Windows Sound System
LPTn + 400	8 bytes	ECP port, LPTn base address + 400h
0CF8 - 0CFB**	4 bytes	PCI configuration address register
0CF9***	1 byte	Turbo and reset control register
0CFC - CFF	4 bytes	PCI configuration date register
FFA0 - FFA7	8 bytes	Primary bus master IDE registers
FFA8 - FFAF	8 bytes	Secondary master IDE registers
96 contiguous bytes starting on a 128- byte divisible boundary		ICH (ACPI + TCO)
64 contiguous bytes starting on a 64- byte divisible boundary		Creative M010 board resource

Table 2-2: I/O Map

Address (hex)	Size	Description
64 contiguous bytes starting on a 64- byte divisible boundary		Onboard audio controller
32 contiguous bytes starting on a 32- byte divisible boundary		ICH (USB)
16 contiguous bytes starting on a 16- byte divisible boundary		ICH (SMBus)
4096 contiguous bytes starting on a 4096-byte divisible boundary		Intel 82801AA PCI bridge

* Default, but can be changed to another address range.

** Dword access only

*** Byte access only



Some additional I/O addresses are not available due to ICH addresses aliasing. For information about the ICH addressing, refer to "Online Support" on page 1-5

DMA Channels

+

Table 2-3: DMA Channels

DMA Channel Number	Data Width	System Resource
0	8- or 16-bits	Audio
1	8- or 16-bits	Audio/parallel port
2	8- or 16-bits	Diskette drive
3	8- or 16-bits	Parallel port (for ECP or EPP)/Audio
4	8- or 16-bits	DMA controller
5	16-bits	Open
6	16-bits	Open
7	16-bits	Open

PCI Configuration Space Map

Table 2-4: PCI Configuration Space Map

Bus Number (hex)	Device Number (hex)	Function Number (hex)	Description
00	00	00	Memory controller of Intel 82820 component
00	01	00	AGP connector
00	1E	00	Link to PCI bridge
00	1F	00	PCI-to-LPC bridge
00	1F	01	IDE controller
00	1F	02	USB controller #1
00	1F	03	SMBus controller
00	1F	04	Reserved
00	1F	05	AC '97 audio controller (optional)
00	1F	06	AC '97 modem controller (optional)
01	00	00	AGP connector
02	07	00	PCI accelerated audio ES1373 (optional)
02	08	00	PCI slot 1

Table 2-4: PCI Configuration Space Map

Bus Number (hex)	Device Number (hex)	Function Number (hex)	Description
02	09	00	PCI slot 2
02	0A	00	PCI slot 3
02	0B	00	PCI slot 4
02	0C	00	PCI slot 5

Interrupts

Table 2-5: Interrupts

IRQ	System Resource
NMI	I/O channel check
0	Reserved, intervel timer
1	Reserved keyboard buffer full
2	Reserved, cascade interrupt from slave PIC
3	COM2*
4	COM1*
5	LPT2 (Plug and Play option)/Audio/User available

Table 2-5: Interrupts

IRQ	System Resource	
6	Diskette drive	
7	LPT1*	
8	Real-time clock	
9	Reserved for ICH system management bus	
10	User available	
11	User available	
12	On board mouse port (if present, else user available)	
13	Reserved, math coprocessor	
14	Primary IDE (if present, else user availabe)	
15	Secondary IDE (if present, else user availabe)	

* Default, but can be changed to another IRQ

PCI Interrupt Routing Map

This section describes interrupt sharing and how the interrupt signals are connected between the PCI bus connectors and onboard PCI devices. The PCI specification specifies how interrupts can be shared between devices attached to the PCI bus. In most cases, the small amount of latency added by interrupt sharing does not affect the operation or throughput of the devices. In some special cases where maximum performance is needed from a device, a PCI device should not share an interrupt with other PCI devices. Use the following information to avoid sharing an interrupt with a PCI add-in card.

PCI devices are categorized as follows to specify their interrupt grouping:

- □ INTA: By default, all add-in cards that require only one interrupt are in this category. For almost all cards that require more than one interrupt, the first interrupt on the card is also classified as INTA.
- □ INTB: Generally, the second interrupt on add-in cards that require two or more interrupts is classified as INTB. (This is not an absolute requirement.)
- □ INTC and INTD: Generally, a third interrupt on add-in cards is classified as INTC and a fourth interrupt is classified as INTD.

The ICH PCI-to-LPC bridge has four programmable interrupt request (PIRQ) input signals. All PCI interrupt sources either onboard or from a PCI add-in card connect to one of these PIRQ signals. Because there are only four signals, some PCI interrupt sources are electrically tied together on the CC820 board and therefore share the same interrupt.

For example, using Table 2-6 as a reference, assume an add-in card using INTA is plugged into PCI Bus Connector 4. In PCI Bus Connector 4, INTA is connected to PIRQD. Since PIRQD is already connected to PCI Audio and the ICH USB Controller, the add-in card now shares interrupts with these onboard interrupt sources.

Table 2-6 lists the PIRQ signals used in the M010 board and shows how the signals are connected to the PCI bus connectors and to the onboard PCI interrupt sources.

	ICH PIRQ Signal Name				
PCI Interrupt Source	PIRQA	PIRQB	PIRQC	PIRQD	
AGP Connector	INTA	INTB			
ICH Audio Controller		INT			
ICH Modem Controller		INT			
ICH USB Controller				INT	
PCI Audio				INT	
PCI Bus Connector 1 (J4E1)	INTA	INTB	INTC	INTD	
PCI Bus Connector 2 (J4D1)	INTD	INTA	INTB	INTC	
PCI Bus Connector 1 (J4C1)	INTC	INTD	INTA	INTB	
PCI Bus Connector 1 (J4B1)	INTB	INTC	INTD	INTA	
PCI Bus Connector 1 (J4A1)	INTC	INTD	INTA	INTB	

Table 2-6: PCI Interrupt Routing Map



The ICH can connect each PIRQ line internally to one of the IRQ signals (3, 4, 5, 7, 10, 11, 14, and 15). Typically, a device that does not share a PIRQ line will have a unique interrupt. However, in certain interrupt-constrained situations, it is possible for two or more of the PIRQ lines to be connected to the same IRQ signal.

Connectors

This section describes the Creative M010 board's connectors. The connectors can be divided into three groups, as shown in Figure 2-1

Only the back panel connectors of the Creative M010 board have overcurrent protection. The Creative M010 board's internal connectors are not overcurrent protected and should connect only to devices inside the computer's chassis, such as fans and internal peripherals. Do not use these connectors to power devices external to the computer's chassis. A fault in the load presented by the external devices could cause damage to the computer, the interconnecting cable, and the external devices themselves.



Figure 2-1: Connector Groups

Back Panel Connector

Figure 2-2 shows the location of the back panel connectors. The back panel connectors are color-coded in compliance with PC 99 recommendations. The figure legend below lists the colors used.



Figure 2-2: Back Panel Connectors

1	Item	Description	Color	For more information see:	Item	Description	Color	For more information see:
+	А	PS/2 mouse port	Green	Table 2-7	Е	Parallel port	Burgundy	Table 2-9
	В	PS/2 keyboard port	Purple	Table 2-7	F	Serial port A	Teal	Table 2-10
	С	USB port 0	Black	Table 2-8	G	Serial port B	Teal	Table 2-10
	D	USB port 1	Black	Table 2-8				

Table 2-7: PS/2 Keyboard/Mouse Connectors

Pin	Signal Name
1	Data
2	Not connected
3	Ground
4	Fused +5 V
5	Clock
6	Not connected

+

Table 2-8: USB Connectors

Pin	Signal Name
1	+5 V (fused)
2	USBP0#[USBP1#]
3	USBP0[USBP1]
4	Ground

Signal names in brackets ([]) are for USB port 1.

Table 2-9: Parallel Port Connector

Pin	Standard Signal Name	ECP Signal Name	EPP Signal Name
1	STROBE#	STROBE#	WRITE#
2	PD0	PD0	PD0
3	PD1	PD1	PD1
4	PD2	PD2	PD2
5	PD3	PD3	PD3
6	PD4	PD4	PD4
7	PD5	PD5	PD5
8	PD6	PD6	PD6
9	PD7	PD7	PD7

Table 2-9: Parallel Port Connector

Pin	Standard Signal Name	ECP Signal Name	EPP Signal Name
10	ACK#	ACK#	INTR
11	BUSY	BUSY#, PERIHACK	WAIT#
12	PERROE	PE, ACKREVERSE#	PE
13	SELECT	SELECT	SELECT
14	AUDOFD#	AUDOFD#, HOSTACK	DATASTB#
15	FAULT#	FAULT#, PERIPHREQST	FAULT#
16	INIT#	INIT#, REVERSERQST#	FAULT#
17	SLCTIN#	SLCTIN#	ADDRSTB#
18 - 25	GND	GND	GND

Table 2-10: Serial Port Connectors

Pin	Signal Name	Pin	Signal Namae
1	DCD (Data Carrier Detect)	6	DSR (Data Set Ready)
2	SIN# (Serial Data In)	7	RTS (Request to Send)
3	SOUT# (Serial Data Out)	8	CTS (Clear to Send)
4	DTR (Data Terminal Ready)	9	RI (Ring Indicator)
5	Ground		

Table 2-11: MIDI/Game Port C	Connector
------------------------------	-----------

Pin	Signal Name	Pin	Signal Name
1	+5 V (fused)	9	+5 V (fused)
2	JOY4	10 JOY6	
3	JOYTIME0	11	JOYTIME2
4	Ground	12	MIDI-OUT
5	Ground	13	JOYTIME3
6	JOYTIME1	14	JOY7
7	JOY5	15	MIDI-IN
8	+5 V (fused)		<u> </u>

Midboard Connectors

The midboard connectors are divided into the following functional groups:

- □ Peripheral interfaces and indicators (see page 2-20)
 - SCSI LED
 - Secondary IDE
 - Primary IDE
 - Diskette drive
- □ Hardware control (see page 2-24)
 - Power supply fan control (Fan 2)
 - Processor fan (Fan 3)
 - Power
 - System fan (Fan 1)
 - Wake on LAN technology
 - Chassis intrusion
 - Wake on Ring
- □ Add-in boards (see page 2-29)
 - PCI bus (5)
 - AGP

Peripheral Interfaces and Indicators

Figure 2-3 shows the location of the peripheral interface and indicator connectors.



Figure 2-3: Peripheral Interface and Indicator Connectors

Item	Description	Reference Designator	
А	SCSI LED (see Table 2-12)	J7B3	
В	Secondary IDE (see Table 2-13)	J6G1	
С	Primary IDE (see Table 2-13)	J7G1	
D	Diskette drive (see Table 2-14)	J8G1	

Table 2-12: SCSI LED Connector (J7B3)

Pin	Signal Name
1	SCSI activity
2	Not connected

Pin	Signal Name	Pin	Signal Name
1	Reset IDE	2	Ground
3	Data 7	4	Data 8
5	Data 6	6	Data 9
7	Data 5	8	Data 10
9	Data 4	10	Data 11

Pin	Signal Name	Pin	Signal Name	
11	Data 3	12	Data 12	
13	Data 2	14	Data 13	
15	Data 1	16	Data 14	
17	Data 0	18	Data 15	
19	Ground	20	Key	
21	DDRQ0 [DDRQ1]	22	Ground	
23	I/O Write#	24	Ground	
25	I/O Read#	26	Ground	
27	IOCHRDY	28	P_ALE (Cable Select pull-up)	
29	DDACK0# [DDACK1#]	30	Ground	
31	IRQ 14 [IRQ 15]	32	Reserved	
33	DAG1 (Address 1)	34	GPIO_DMA66_Detect_Pri (GPIO_DMA66_Detect_Sec)	
35	DAG0 (Address 0)	36	DAG2Address 2	
37	Chip Select 1P# [Chip Select 1S#]	38	Chip Select 3P# [Chip Select 3S#]	
39	Activity#	40	Ground	

Table 2-13: PCI IDE Connectors (J7G1, Primary and J6G1, Secondary)

Note : Signal names in brackets ([]) are for the secondary IDE connector.

Pin	Signal Name	Pin	Signal Name
1	Ground	2	DENSEL
3	Ground	4	Reserved
5	Кеу	6	FDEDIN
7	Ground	8	FDINDX# (Index)
9	Ground	10	FDM00# (Motor Enable A)
11	Ground	12	No connect
13	Ground	14	FDDS0# (Drive Select A)
15	Ground	16	No connect
17	No connect	18	FDDIR# (Stepper Motor Direction)
19	Ground	20	FDSTEP# (Step Pulse)
21	Ground	22	FDWD# (Write Data)
23	Ground	24	FDWE# (Write Enable)
25	Ground	26	FDTRK0# (Track 0)
27	No connect	28	FDWPD# (Write Protect)
29	Ground	30	FDRDATA# (Read Data)
31	Ground	32	FDHEAD# (Side 1 Select)
33	Ground	34	DSKCHG# (Diskette Change)

Table 2-14: Diskette Drive Connector (J8G1)
Hardware Control and Power

Figure 2-4 shows the location of the hardware control and power connectors



Figure 2-4: Hardware Control and Power Connectors

Item	Description	Reference Designator
А	Power supply fan control (Fan 2) (see Table 2-15)	J5L1
В	Processor fan (Fan 3) (see Table 2-16)	J2M1
С	Main power (see Table 2-17)	J6M1
D	System fan (Fan 1) (see Table 2-18)	J8E1
Е	Wake on LAN technology (see Table 2-19)	J7C2
F	Chassis intrusion (see Table 2-20)	J7C1
G	Wake on Ring (see Table 2-21)	J7B2

For information about	Refer to
The power connector	"Power Connector" on page 1-34
The functions of the fan connectors	"Fan Connectors" on page 1-35
Wake on LAN technology	"Wake on LAN Technology" on page 1-36
Wake on Ring technology	"Wake on Ring" on page 1-39

Pin	Signal Name
1	Ground
2	+12 V
3	FAN2_TACH

Table 2-15: Power Supply Fan 2 Control Conncetor (J5L1)

Table 2-16: Processor Fan 3 Connector (J2M1)

Pin	Signal Name	
1	Ground	
2	+12 Volts	
3	FAN3_CPU_HDR_GND_R	

 Table 2-17: Main Power Connector (J6M2)

Pin	Signal Name	Pin	Signal Name
1	+3.3 V	11	+3.3 V
2	+3.3 V	12	-12 V
3	Ground	13	Ground
4	+5 V	14	PS-ON# (power supply remote on/off)
5	Ground	15	Ground

Table 2-17: Main Power Connector (J6M2)

Pin	Signal Name	Pin	Signal Name
6	+5 V	16	Ground
7	Ground	17	Ground
8	PWRGD (Power Good)	18	TP_PWRCONN_18
9	+5 V (Standby)	19	+5 V
10	+12 V	20	+5 V

 Table 2-18: System Fan 1 Connector (J8D1)

Pin	Signal Name
1	Ground
2	+12 V
3	FAN1-TACH

Table 2-19: Wake on LAN TEchnology Connector (J7C2)

Pin	Signal Name
1	+5 VSB
2	Ground
3	WOL

Table 2-20: Chassis Intrustion Connector (J7C1)

Pin	Signal Name
1	INTRUDER#
2	Ground

 Table 2-21: Wake on Ring Connector (J7B2)

Pin	Signal Name
1	Ground
2	RINGA#

Add-In Boards

Figure 2-5 shows the location of the add-in board connectors. Note the following considerations for the PCI bus connectors:

- □ All of the PCI bus connectors are bus master capable.
- PCI bus connector 2 has SMBus signals routed to it. This enables PCI bus add-in boards with SMBus support to access sensor data on the Creative M010 board. The specific SMBus signals are as follows:
 - The SMBus clock line is connected to pin A40
 - The SMBus data line is connected to pin A41



Figure 2-5: Add-In Baord Connectors

Item	Description	Reference Designator	
A	PCI bus connector 5 (see Table 2-22)	J4A1	+
В	PCI bus connector 4 (see Table 2-22)	J4B1	Į
С	PCI bus connector 3 (see Table 2-22)	J4C1	
D	PCI bus connector 2 (see Table 2-22)	J4D1	
Е	PCI bus connector 1 (see Table 2-22)	J4E1	
F	AGP universal connector (see Table 2-23)	J5E1	

 Table 2-22:
 PCI Bus Connectors (J4A1, JaB1, J4D1, J4E1)

Pin	Signal Name	Pin	Signal Name	Pin	Signal Name	Pin	Signal Name
A1	Ground (TRST#)	B1	-12 V	A32	AD16	B32	AD17
A2	+12 V	B2	Gound (TCK)*	A33	+3.3 V	B33	C/BE2#
A3	+5 V (TMS)*	B3	Ground	A34	FRAME#	B34	Ground
A4	+5 V (TDI)*	B4	no connect (TDO)*	A35	Ground	B35	IRDY#
A5	+5 V	B5	+5 V	A36	TRDY#	B36	+3.3 V
A6	INTA#	B6	+5 V	A37	Ground	B37	Ground
A7	INTC#	B7	INTB#	A38	STOP#	B38	Ground

2-30 Technical Reference

	Pin	Signal Name	Pin	Signal Name	Pin	Signal Name	Pin	Signal Name
l	A8	+5 V	B8	INTD#	A39	+3.3 V	B39	LOCK#
Ι	A9	Reserved	B9	no connect (PRSNT1#)*	A40	Reserved**	B40	PERR#
	A10	+5 V (I/O)	B10	Reserved	A41	Reserved***	B41	+3.3 V
	A11	Reserved	B11	no connect (PRSNT2#)*	A42	Ground	B42	SERR#
	A12	Ground	B12	Ground	A43	PAR	B43	+3.3 V
	A13	Ground	B13	Ground	A44	AD15	B44	C/BE1#
	A14	+3.3 V aux	B14	Reserved	A45	+3.3 V	B45	AD14
	A15	RST#	B15	Ground	A46	AD13	B46	Ground
	A16	+5 V (I/O)	B16	CLK	A47	AD11	B47	AD12
	A17	GNT#	B17	Ground	A48	Ground	B48	AD10
1	A18	Ground	B18	REQ#	A49	AD09	B49	Ground
┢	A19	PME#	B19	+5 V (I/O)	A50	Key	B50	Key
	A20	AD30	B20	AD31	A51	Key	B51	Key
	A21	+3.3 V	B21	AD29	A52	C/BE0#	B52	AD08
	A22	AD28	B22	Ground	A53	+3.3 V	B53	AD07

 Table 2-22: PCI Bus Connectors (J4A1, JaB1, J4D1, J4E1)

Technical Reference 2-31

Pin	Signal Name						
A23	AD26	B23	AD27	A54	AD06	B54	+3.3 V
A24	Ground	B24	AD25	A55	AD04	B55	AD05
A25	AD24	B25	+3.3 V	A56	Ground	B56	AD03
A26	IDSEL	B26	C/BE3#	A57	AD02	B57	Ground
A27	+3.3 V	B27	AD23	A58	AD00	B58	AD01
A28	AD22	B28	Ground	A59	+5 V (I/O)	B59	+5 V (I/O)
A29	AD20	B29	AD21	A60	REQ64C#	B60	ACK64C#
A30	Ground	B30	AD19	A61	+5 V	B61	+5 V
A31	AD18	B31	+3.3 V	A62	+5 V	B62	+5 V

Table 2-22: PCI Bus Connectors (J4A1, JaB1, J4D1, J4E1)

* These signals (in parentheses) are optional in the PCI specification and are not currently implemented.

** On PCI bus connector 2, this pin is connected to the SMBus clock line.

*** On PCI bus connector 2, this pin is connected to the SMBus data line.

Table 2-23: AGP Interface Connector (J5E1)

	Pin	Signal Name						
+	A1	+12V	B1	No connect	A34	Vcc3.3	B34	Vcc3.3
	A2	TYPEDET#	B2	Vcc	A35	AD22	B35	AD21
	A3	Reserved	B3	Vcc	A36	AD20	B36	AD19
	A4	No Connect	B4	No Connect	A37	Ground	B37	Ground
	A5	Ground	B5	Ground	A38	AD18	B38	AD17
	A6	INTA#	B6	INTB#	A39	AD16	B39	C/BE2#
	A7	RST#	B7	CLK	A40	Vcc3.3	B40	Vcc3.3
	A8	GNT1#	B8	REQ#	A41	FRAME#	B41	IRDY#
	A9	Vcc3.3	B9	Vcc3.3	A42	Reserved	B42	+3.3 V aux
	A10	ST1	B10	ST0	A43	Ground	B43	Ground
	A11	Reserved	B11	ST2	A44	Reserved	B44	Reserved
	A12	PIPE#	B12	RBF#	A45	Vcc3.3	B45	Vcc3.3
+	A13	Ground	B13	Ground	A46	TRDY#	B46	DEVSEL#
	A14	WBF#	B14	No Connect	A47	STOP#	B47	Vcc3.3
	A15	SBA1	B15	SBA0	A48	PME#	B48	PERR#
	A16	Vcc3.3	B16	Vcc3.3	A49	Ground	B49	Ground

 Table 2-23:
 AGP Interface Connector (J5E1)

Pin	Signal Name						
A17	SBA3	B17	SBA2	A50	PAR	B50	SERR#
A18	SBSTB#	B18	SB_STB	A51	AD15	B51	C/BE1#
A19	Ground	B19	Ground	A52	Vcc3.3	B52	Vcc3.3
A20	SBA5	B20	SBA4	A53	AD13	B53	AD14
A21	SBA7	B21	SBA6	A54	AD11	B54	AD12
A22	Key	B22	Key	A55	Ground	B55	Ground
A23	Кеу	B23	Key	A56	AD9	B56	AD10
A24	Кеу	B24	+3.3 V aux	A57	C/BE0#	B57	AD8
A25	Кеу	B25	Key	A58	Vcc3.3	B58	Vcc3.3
A26	AD30	B26	AD31	A59	AD_STB0#	B59	AD_STB0
A27	AD28	B27	AD29	A60	AD6	B60	AD7
A28	Vcc3.3	B28	Vcc3.3	A61	Ground	B61	Ground
A29	AD26	B29	AD27	A62	AD4	B62	AD5
A30	AD24	B30	AD25	A63	AD2	B63	AD3
A31	Ground	B31	Ground	A64	Vcc3.3	B64	Vcc3.3
A32	AD_STB1#	B32	AD_STB1	A65	AD0	B65	AD1
A33	C/BE3#	B33	AD23	A66	VRREFG_C	B66	VREFC_G

2-34 Technical Reference

Front Panel Connectors

Figure 2-6 shows the location of the front panel connectors.



Figure 2-6: Front Panel Connectors

	Item	Pins	Description
Front panel Connector (Table 2-24 on page 2-37)	А	9, 11, 13 and 15	Infrared port
	В	5 and 7	Reset switch
	С	1 and 3	Hard drive activity LED
	D	2 and 4	Power/Sleep/Message/ waiting LED
	Е	6 and 8	Power switch
	F	10 and 12	No connect
Auxiliary Front Panel Power LED Connector (see Table 2-27 on page 2-39	G	1 and 3	Auxiliary Power LED connector (Pin 2 keyed)

Table 2-24: Front Panel Connector (J8G2)

Pin	Signal	In/Out	Description	Pin	Signal	In/Out	Description
1	HD_PWR	Out	Hard disk LED pull-up (330	2	HDR_BLNK_GRN	Out	Front panel green LED
3	HDA#	Out	Hard disk active LED	4	HDR_BLNK_YEL	Out	Front panel yellow LED
5	GND		Ground	6	FPBUT_IN	In	Power switch
7	FP_RESET#	In	Reset switch	8	GND		Ground
9	+5 V	Out	IR Power	10	N/C		
11	IRRX	In	IrDA serial input	12	GND		Ground
13	GND		Ground	14	(pin removed)		Not connected
15	IRTX	Out	IrDA serial output	16	+5 V	Out	Power

Infrared Port Connector

Serial Port B can be configured to support an IrDA module connected to pins 9, 11, 13, and 15.

For information about	Refer to
Infrared support	"Infrared Support" on page 1-24
Configuring serial port B for infrared applications	"Peripheral Configuration Submenu" on page 4-11

Technical Reference 2-37

Reset Switch Connector Pins 5 and 7 can be connected to a momentary SPST type switch that is normally open the switch is closed, the Creative M010 board resets and runs the POST				
Hard Drive Activity LED Connector	Pins 1 and 3 can be connected to an LED to provide from or written to a hard drive. For the LED to func connected to the onboard IDE interface. The LED we connected to the SCSI hard drive activity LED conn	D provide a visual indicator that data is being read D to function properly, an IDE drive must be he LED will also show activity for devices LED connector.		
	For information about	Refer to		
	The SCSI hard drive activity LED connector	"SCSI Hard Drive Activity LED Connector" on page 1-21		
Power/Sleep/Message Waiting LED Connector	Pins 2 and 4 can be connected to a single- or dual-co states for a single-colored LED. Table 2-26 shows t	blored LED. Table 2-25 shows the possible he possible states for a dual-colored LED.		

Table 2-25: States for a Single-Colored Power LED

LED State	Description
Off	Power off/sleeping
Steady Green	Running
Blinking Green	Running/message waiting

LED State	Description
Off	Power off
Steady Green	Running
Blinking Green	Running/message waiting
Steady Yellow	Sleeping
Blinking Yellow	Sleeping/message waiting

 Table 2-26:
 States for a Dual-Colores Power LED

Pins 6 and 8 can be connected to a front panel momentary-contact power switch. The switch must pull the SW_ON# pin to ground for at least 50 ms to signal the power supply to switch on or off. (The time requirement is due to internal debounce circuitry on the Creative M010 board.) At least two seconds must pass before the power supply will recognize another on/off signal.

This connector duplicates the signals on pins 2 and 4 of the front panel connector.

Table 2-27: Auxiliary Front Panel Power LED Connector (J8J2)

Pin	Signal Name	In/Out	Description
1	HDR_BLNK_GRN	Out	Front panel green LED
2	No connect		
3	HDR_BLNK_YEL	Out	Front panel green LED



Power Switch Connector

Auxiliary Front Panel Power LED Connector

Jumper Block



Do not move any jumper with the power on. Always turn off the power and unplug the power cord from the computer before changing a jumper setting. Otherwise, damage to the Creative M010 board could occur. The Creative M010 board has one jumper block. Figure 2-7 shows the location of the Creative M010 board's jumper block.



Figure 2-7: Location of the Jumper Block

This 3-pin jumper block determines the BIOS Setup program's mode. Table 2-28 describes the jumper settings for the three modes: normal, configure, and recovery.

When the Creative M010 board jumper is set to configuration mode and the computer is powered-up, the BIOS compares the CPU version and the microcode version in the BIOS and reports if the two match.

Function/ Mode	J	umper Setting	Configuration
Normal	1 - 2		The BIOS uses current configuration information and passwords for booting.
Configure	2 - 3		After the POST runs, Setup runs automatically. The maintenance menu is displayed.
Recovery	None		The BIOS attempts to recover the BIOS configuration. A recovery diskette is required.

Table 2-28: BIOS Setup Configuration Jumper Settings (J7B1)

For information about	Refer to
How to access the BIOS Setup program	"Introduction" on page 4-1
The maintainance menu of the BIOS Setup program	"Maintenance Menu" on page 4-3
BIOS recovery	"Recovering BIOS Data" on page 3-6

Mechanical Considerations

Form Factor

The Creative M010 board is designed to fit into an ATX-form-factor chassis. Figure 2-8 illustrates the mechanical form factor for the Creative M010 board. Dimensions are given in inches. The outer dimensions are 8.20 inches by 12.00 inches. Location of the I/O connectors and mounting holes are in compliance with the ATX specification (see "Design Specifications" on page 1-6).



Figure 2-8: Creative M010 Board Dimensions

I/O Shield

An I/O shield compliant with the ATX chassis specification 2.01 is available from Intel.

The back panel I/O shield for the Creative M010 board must meet specific dimension and material requirements. Systems based on this CreativeM010 board need the back panel I/O shield to pass certification testing. Figure 2-9 show the critical dimensions of the chassis-dependent I/O shield for Creative M010 boards with and without audio. Dimensions are given in inches, to a tolerance of ± 0.02 inches.

This figure also indicates the position of each cutout. Additional design considerations for I/O shields relative to chassis requirements are described in the ATX specification. See "Design Specifications" on page 1-6 for information about the ATX specification.



Figure 2-9: I/O Shield Dimensions (for Creative M010 Boards without Audio Connectors)

Technical Reference 2-43

Electrical Considerations

Power Consumption

Table 2-29 lists voltage and current measurements for a computer that contains the Creative M010 board and the following:

- □ 533 MHz Intel Pentium III processor with a 512 KB cache
- □ 128 MB SDRAM
- \Box 3.5-inch diskette drive
- □ 1.6 GB IDE hard disk drive
- □ 32X IDE CD-ROM drive

This information is provided only as a guide for calculating approximate power usage with additional resources added.

Values for the Windows 98 desktop mode are measured at 640 x 480 x 256 colors and 60 Hz refresh rate. AC watts are measured with a typical 200 W power supply, nominal input voltage and frequency, with true RMS wattmeter at the line input.

Table 2-29: Power Usage

Mada	AC Domon	DC Current at :				
widde	Power	+3.3 V	+5 V	+12 V	-12 V	+5 VSB
Windows 98 APM full on	57.5 W	3.32 A	0.630 A	0.030 A	0.030 A	0.080 A
Windows 98 APM Suspend	31.3 W	3.5 A	0.600 A	0.160 A	0.030 A	0.190 A



Actual system power consumption depends upon system configuration. The power supply should comply with the recommendations found in the ATX Form Factor Specification document (see Table 1-2 on page 1-6 for specification information).

Mode	AC Power	DC Current at :				
		+3.3 V	+5 V	+12 V	-12 V	+5 VSB
Windows 98 ACPI S0	37.0 W	3.32 A	0.630 A	0.030 A	0.030 A	0.080 A
Windows 98 ACPI S1	30.7 W	3.5 A	0.600 A	0.160 A	0.030 A	0.190 A
Windows 98 ACPI S3	3.4 W	0.0 A	0.0 A	0.0 A	0.0 A	0.060 A

Add-in Board Consideration

The Creative M010 board is designed to provide 2 A (average) of +5 V current for each add-in board. The total +5 V current draw for add-in boards in a fully-loaded Creative M010 board (all seven expansion slots filled) must not exceed 14 A.

Standby Current Requirements



Power supplies used with the Creative M010 desktop board must be able to provide enough standby current to support the Instantly Available (ACPI S3 sleep state) configuration as outlined in below.

Values are determined by specifications such as PCI 2.2. Actual measured values may vary.

To estimate the amount of standby current required for a particular system configuration, standby current requirements of all installed components must be added to determine the total standby current requirement. Refer to the descriptions in below and review the following steps.

- 1. Note the total Creative M010 desktop board standby current requirement.
- 2. Add to that the total PS/2 port standby current requirement if a wake-enabled device is connected.
- 3. Add, from the PCI 2.2 slots (wake enabled) row, the total number of wake-enabled devices installed (PCI and AGP) and multiply by the standby current requirement.
- 4. Add, from the PCI 2.2 slots (non-wake enabled) row, the total number of wake-enabled devices installed (PCI and AGP) and multiply by the standby current requirement.
- 5. Add all additional wake enabled devices' and non-wake enabled devices' standby current requirements as applicable.
- 6. Add all the required current totals from steps 1 through 5 to determine the total estimated standby current power supply requirement.

Instantly Available Current Support (Estimated for integrated board components)	Description	Standby Current Requirements (mA)	
	Total for Creative M010 board	200	

Instantly Available Current Support (Estimated for integrated board components)	Description	Standby Current Requirements (mA)
Instantly Available Stand-by Current Support	PS/2 Ports*	345
• Estimated for add-on Components	PCI 2.2 slots (wake enabled)	375
• Add to Instantly Available total current requirement	PCI 2.2 slots (non-wake enabled)	20
(See instructions above)	WOL header	225
	AMR*	150
	USB Ports*	607.5 (maximum for both ports)

* Dependent upon system configuration



IBM PS/2 Port Specification (Sept 1991) states:

□ 275 mA for keyboard

□ 70 mA for the mouse (not wake-enable device)

PCI/AGP requirements are calculated by totaling the following:

- □ One wake-enabled device @ 375 mA, plus
- □ Five non wake-enabled devices @ 20 mA each, plus

USB requirements are calculated as:

□ One wake-enabled device @ 500 mA

🖵 USB hub @ 100 mA

□ Three USB non wake-enabled devices connected @ 2.5 mA each

Fan Power Requirements

The Creative M010 Desktop Board is capable of supplying 174 mA per fan connector (maximum).



Both USB ports are capable of providing up to 500 mA during normal G0/S0 operation. Only one USB port will support up to 500 mA of stand-by-current (wake enabled device) during G1/S3 suspended operation. The other port may provide up to 7.5 mA (three non-wake enabled devices.) during G1/S3 suspended operation.

Power Supply Considerations



System integrators should refer to the power usage values listed in Table 2-29 when selecting a power supply for use with the Creative M010 board.

Measurements account only for current sourced by the Creative M010 board while running in idle modes of the started operating systems.

Additional power required will depend on configurations chosen by the integrator.

The power supply must comply with the following recommendations found in the indicated sections of the ATX form factor specification.

□ The potential relation between 3.3 VDC and +5 VDC power rails)

- \Box The current capability of the +5 VSB line
- □ All timing parameters
- □ All voltage tolerances)

For information about	Refer to
The ATX form factor specification	"Design Specifications" on page 1-6



Overview of BIOS Features

+

Introduction	The Creative M010 board uses an Intel/AMI BIOS, which is stored in flash memory and can b upgraded using a disk-based program. In addition to the BIOS, the flash memory contains th BIOS Setup program, POST, APM, the PCI auto-configuration utility, and Plug and Play support.			
	The Creative M010 board supports system BIOS shadowing, allowing the BIOS to execute from 64-bit onboard write-protected DRAM.			
	The BIOS displays a message during POST identifying the type of BIOS and a revision code. The initial production BIOS is identified as CC82010A.86A.			
	When the Creative M010 board jumper is set to configuration mod powered-up, the BIOS compares the CPU version and the microco reports if the two match.	le and the computer is de version in the BIOS and		
For information about Refer to				
	The Creative M010 board's compliance level with APM and Plug and Play	"Design Specifications" on page 1-6		

BIOS Flash Memory Organization

The Intel 82802AB Firmware Hub (FWH) includes a 4 Mbit (512 KB) symmetrical flash memory device. Internally, the device is grouped into eight 64-KB blocks that are individually erasable, lockable, and unlockable. Figure 3-1 shows the organization of the flash memory.

The last two 8 KB blocks of the fault tolerance area are the parameter blocks. These blocks contain data such as BIOS updates, vital product data (VPD), logo, System Management BIOS (SMBIOS) interface, and extended system configuration data (ESCD) information. The backup block contains a copy of the fault tolerance block.



Figure 3-1: Figure 13. Memory Map of the Flash Memory Device

Resource Configuration

+ PCI Autoconfiguration

The BIOS can automatically configure PCI devices. PCI devices may be onboard or add-in cards. Autoconfiguration lets a user insert or remove PCI cards without having to configure the system. When a user turns on the system after adding a PCI card, the BIOS automatically configures interrupts, the I/O space, and other system resources. Any interrupts set to Available in Setup are considered to be available for use by the add-in card.

PCI interrupts are distributed to available ISA interrupts that have not been assigned to system resources. The assignment of PCI interrupts to ISA IRQs is non-deterministic. PCI devices can share an interrupt, but an ISA device cannot share an interrupt allocated to PCI or to another ISA device. Autoconfiguration information is stored in ESCD format.

For information about the versions of PCI and Plug and Play supported by the BIOS, "Design Specifications" on page 1-6.

PCI IDE Support



- Ultra ATA-66 compatible cables are backward compatible with drives using slower IDE transfer protocols. If an Ultra ATA/66 disk drive and a disk drive using any other IDE transfer protocol are attached to the same cable, the maximum transfer rate between the drives is 33 MB/sec.
- Do not connect an ATA device as a slave on the same IDE cable as an ATAPI master device. For example, do not connect an ATA hard drive as a slave to an ATAPI CD-ROM drive.

System Management BIOS (SMBIOS)

If you select Auto in the BIOS Setup program, the BIOS automatically sets up the two PCI IDE connectors with independent I/O channel support. The IDE interface supports hard drives up to Ultra ATA/66 and recognizes any ATAPI devices, including CD-ROM drives, tape drives, and Ultra DMA drives (see "Design Specifications" on page 1-6 for the supported version of ATAPI). The BIOS determines the capabilities of each drive and configures them to optimize capacity and performance. To take advantage of the high capacities typically available today, hard drives are automatically configured for Logical Block Addressing (LBA) and to PIO Mode 3 or 4, depending on the capability of the drive. You can override the auto-configuration options by specifying manual configuration in the BIOS Setup program.

- To use Ultra ATA-66 features the following items are required:
- □ An Ultra ATA-66 peripheral device
- □ An Ultra ATA-66 compatible cable
- □ Ultra ATA-66 operating system device drivers

SMBIOS is a Desktop Management Interface (DMI) compliant method for managing computers in a managed network.

The main component of SMBIOS is the management information format (MIF) database, which contains information about the computing system and its components. Using SMBIOS, a system administrator can obtain the system types, capabilities, operational status, and installation dates for system components. The MIF database defines the data and provides the method for accessing this information. The BIOS enables applications such as Intel® LANDesk® Client Manager to use SMBIOS. The BIOS stores and reports the following SMBIOS information:

- BIOS data, such as the BIOS revision level
- □ Fixed-system data, such as peripherals, serial numbers, and asset tags
- □ Resource data, such as memory size, cache size, and processor speed
- Dynamic data, such as event detection and error logging

Non-Plug and Play operating systems, such as Windows NT[†], require an additional interface for obtaining the SMBIOS information. The BIOS supports an SMBIOS table interface for such operating systems. Using this support, an SMBIOS service-level application running on a non-Plug and Play operating system can obtain the SMBIOS information.

For information about	Refer to
The Creative M010 board's compliance level with SMBIOS	"Design Specifications" on page 1-6

BIOS Upgrades



Please review the instructions distributed with the upgrade utility before attempting a BIOS upgrade. A new version of the BIOS can be upgraded from a diskette using the Intel® Flash Memory Update utility that is available from Intel. This utility supports the following BIOS maintenance functions:

- □ Update the flash BIOS from a file on a diskette
- Verify that the upgrade BIOS matches the target system to prevent accidentally installing an incompatible BIOS
- □ BIOS boot block update

BIOS upgrades and the Intel Flash Memory Update Utility are available from Intel through the Intel World Wide Web site.

	For information about	Refer to		
	The Intel World Wide Web site	"Online Support" on page 1-5		
Language Support	The BIOS Setup program and help messages can be supported in 32 languages. Five languages are available in the BIOS: US English, German, Italian, French, and Spanish. The default language is US English that is present unless another language is selected in the BIOS Setup program.			
	The BIOS includes extensions to support sets. Translations of other languages may	the Kanji character set and other non-ASCII character y become available at a later date.		
Custom Splash Screen	During POST, a splash screen is displayed a custom splash screen. A utility is availa screen. The custom splash screen can be upgrade utility. Information about this ca Web site. See "Online Support" on page	d by default. This splash screen can be replaced with able from Intel to assist with creating a custom splash programmed into the flash memory using the BIOS apability is available on the Intel Support World Wide 1-5 for more information about this site.		
Recovering BIOS Data	 Some types of failure can destroy the BIO occurs while the BIOS is being updated it diskette using the BIOS recovery mode. Because of the small amount of code a no video support. You can only monite at the diskette drive LED. 	S. For example, the data can be lost if a power outage n flash memory. The BIOS can be recovered from a When recovering the BIOS, be aware of the following: available in the non-erasable boot block area, there is or this procedure by listening to the speaker or looking		
If the computer is configured to boot from an LS-120 diskette (in the Setup program's Removable Devices submenu), the BIOS recovery diskette must be a standard 1.44 MB diskette not a 120 MB diskette.	 The recovery process may take several more time. Two beeps and the end of activity in the A series of continuous beeps indicates 	l minutes; larger BIOS flash memory devices require he diskette drive indicate successful BIOS recovery. s a failed BIOS recovery.		

To create a BIOS recovery diskette, a bootable diskette must be created and the BIOS update files copied to it. BIOS upgrades and the Intel Flash Memory Upgrade utility are available from Intel Customer Support through the Intel World Wide Web site.

	For information about	Refer to				
	The BIOS recovery mode jumper settings	Table 2-28 on page 2-41				
	The Boot menu in the BIOS Setup progra	m Table 4-17 on page 4-27				
	Contacting Intel customer support	"Online Support" on page 1-5				
Boot Options	In the BIOS Setup program, the user can ch ROM, or the network. The default setting is hard drive second, and the ATAPI CD-ROM	oose to boot from a diskette drive, hard drives, CD- for the diskette drive to be the first boot device, the I third. The fourth device is disabled.				
CD-ROM and Network Boot	Booting from CD-ROM is supported in compliance to the El Torito bootable CD-ROM forn specification. Under the Boot menu in the BIOS Setup program, ATAPI CD-ROM is listed a boot device. Boot devices are defined in priority order. If the CD-ROM is selected as the bo device, it must be the first device with bootable media.					
	The network can be selected as a boot devic add-in card with a remote boot ROM install	e. This selection allows booting from a network ed.				
	For information about	Refer to				
	The El Torito specification	"Design Specifications" on page 1-6				
Booting Without Attached Devices	For use in embedded applications, the BIOS the operating system loader is invoked even Video adapter	has been designed so that after passing the POST, if the following devices are not present:				
	Keyboard Mouse					
	u wouse	Overview of BIOS Features 3-7				

USB Legacy Support

USB legacy support enables USB devices such as keyboards, mice, and hubs to be used even when no operating system USB drivers are in place. USB legacy support is used in accessing the BIOS Setup program and installing an operating system that supports USB. By default, USB legacy support is set to Auto. The Auto setting enables USB legacy support if a supported USB device is connected to the USB port.

This sequence describes how USB legacy support operates in the Auto (default) mode.

- 1. When you power up the computer, USB legacy support is disabled.
- 2. POST begins.
- 3. USB legacy support is temporarily enabled by the BIOS. This allows you to use a USB keyboard to enter the BIOS Setup program or the maintenance mode.
- 4. POST completes and disables USB legacy support (unless it was set to Enabled or Auto while in the BIOS Setup program).
- 5. The operating system loads. While the operating system is loading, USB keyboards and mice are not recognized (unless USB legacy support was set to Enabled or Auto while in the BIOS Setup program). After the operating system loads the USB drivers, the USB devices are recognized by the operating system.

To install an operating system that supports USB, enable USB Legacy support or set it to Auto in the BIOS Setup program and follow the operating system's installation instructions. Once the operating system is installed and the USB drivers have been configured, USB legacy support is no longer used. USB Legacy support can be left enabled or set to Auto in the BIOS Setup program if needed.

Notes on using USB legacy support:

- □ Do not use USB devices with an operating system that does not support USB. USB legacy is not intended to support the use of USB devices in a non-USB aware operating system.
- □ USB legacy support is for keyboards, mice, and hubs only. Other USB devices are not supported.

BIOS Security Features

The BIOS includes security features that restrict access to the BIOS Setup program and who can boot the computer. A supervisor password and a user password can be set for the BIOS Setup program and for booting the computer, with the following restrictions:

- □ The supervisor password gives unrestricted access to view and change all the Setup options in the BIOS Setup program. This is supervisor mode.
- □ The user password gives restricted access to view and change Setup options in the BIOS Setup program. This is user mode.
- □ If only the supervisor password is set, pressing the <Enter> key at the password prompt of the BIOS Setup program allows the user restricted access to Setup.
- □ If both the supervisor and user passwords are set, users can enter either the supervisor password or the user password to access Setup. Users have access to Setup respective to which password is entered.
- □ Setting the user password restricts who can boot the computer. The password prompt will be displayed before the computer is booted. If only the supervisor password is set, the computer boots without asking for a password. If both passwords are set, the user can enter either password to boot the computer.

Table 3-1 shows the effects of setting the supervisor password and user password. This table is for reference only and is not displayed on the screen.

Password Set	Supervisor Mode	User Mode	Setup Options	Password to Enter Setup	Password During Boot
Neither	Can change all options *	Can change all options *	None	None	None

Table 3-1: Supervisor and User Password Functions
Password Set	Supervisor Mode	User Mode	Setup Options	Password to Enter Setup	Password During Boot
Supervisor only	Can change all options	Can change a limited number of options	Supervisor Password	Supervisor	None
User only	N/A	Can change all options	Enter Password Clear User Password	User	User
Supervisor and user set	Can change all options	Can change a limited number of options	Supervisor Password Enter Password	Supervisor or user	Supervisor or user

 Table 3-1:
 Supervisor and User Password Functions

* If no password is set, any user can change all Setup options.

For information about	Refer to	
Setting user and supervisor passwords	Table 4-15 on page 4-24	

4

BIOS Setup Program

Introduction

The BIOS Setup program can be used to view and change the BIOS settings for the computer. The BIOS Setup program is accessed by pressing the $\langle F2 \rangle$ key after the Power-On Self-Test (POST) memory test begins and before the operating system boot begins. The menu bar is shown below.

Table 4-1 lists the BIOS Setup program menu features.

Table 4-1: BIOS Setup Program Menu Bar

Maintenance	Main	Advanced	Security	Power	Boot	Exit
Clears passwords and enables extended configuration mode	Allocates resources for hardware compo- nents	Configures advanced features available through the chipset	Sets passwords and security features	Configures power management features	Selects boot options and power supply controls	Saves or discards changes to Setup program options

Table 4-2 lists the function keys available for menu screens.



Table 4-2: BIOS Setup Program Function Keys

In this chapter, all examples of the BIOS Setup Program menu bar include the maintenance menu; however, the maintenance menu is displayed only when the board is in configuration mode. "Jumper Blocks" in Chapter 2 tells how to put the board in configuration mode.

BIOS Setup Program Function Key	Description	
<*> or <*>	Selects a different menu screen (Moves the cursor left or right)	
<*> or <*>	Selects an item (Moves the cursor up or down)	
<tab></tab>	Selects a field (Not implemented)	
<enter></enter>	Executes command or selects the submenu	
<f9></f9>	Load the default configuration values for the current menu	
<f10></f10>	Save the current values and exits the BIOS Setup program	
<esc></esc>	Exits the menu	

Maintenance Menu

Maintenance	Main	Advanced	Security	Power	Boot	Exit
Extended Configuration						

The menu shown in Table 4-3 is for clearing Setup passwords and enabling extended configuration mode. Setup only displays this menu in configuration mode. See "Jumper Block" in chapter 2 for configuration mode setting information.

Table 4-3: Maintenance Menu

Feature	Options	Description
Clear All Passwords	No options	Clears the user and administrative passwords
Extended Configuration	 Default (default) User-Defined	User defined allows setting system control and video memory cache mode. If selected here, will also display in the Advanced Menu as: "Extended Menu: <i>Used</i> ."
CPU Information	No options	Displays CPU Information
CPU Stepping Signature	No options	Displays CPU's Stepping Signature
CPU Microcode Update Revision	No options	Displays CPU's Microcode Update Revision

Extended Configuration Submenu

Maintenance	Main	Advanced	Security	Power	Boot	Exit
Extended Configuration						

The submenu represented by Table 4-4 is for setting video memory cache mode. This submenu becomes available when User Defined is selected under Extended Configuration.

Table 4-4: Extended Configuration Submenu

Feature	Options	Description
System Control: Video Memory Cache Mode	• USWC	Selects Uncacheable Speculative Write-Combining (USWC) video memory cache mode. Full 32 byte contents of the Write Combining buffer are written to memory as required. Cache lookups are not performed. Both the video driver and the application must support Write Combining.
	• UC (default)	Selects Uncacheable (UC) video memory cache mode. This setting identifies the video memory range as uncacheable by the processor. Memory writes are performed in program order. Cache lookups are not performed. Well suited for applications not supporting Write Combining.

Main Menu

Maintenance	Main	Advanced	Security	Power	Boot	Exit
-------------	------	----------	----------	-------	------	------

Table 4-5 describes the Main Menu. This menu reports processor and memory information and is for configuring the system date and system time.

Feature	Options	Description
BIOS Version	No options	Displays the version of the BIOS.
Processor Type	No options	Displays processor type.
Processor Speed	No options	Displays processor speed.
System Bus Frequency	No options	Displays the speed of the system Front Side Bus.
Cache RAM	No options	Displays the size of second-level cache and whether it is ECC-capable.
Total Memory	No options	Displays the total amount of RAM.
Processor Serial Number	 Disabled (default) Enabled 	Enables and disables the processor serial number.
System Time	Hour,minute, and second	Specifies the current time
System date	Day of week Month/day/year	Specifies the current date

Advanced Menu

Maintenance	Main	Advanced	Security	Power	Boot	Exit
		PCI Configura	tion			
	Boot Configuration					
		Peripheral Con				
		IDE Configura				
		Diskette Conf				
		Event Log Con				
		Video Configu				

Table 4-6 Describes the Advanced Menu. This menu is used for setting advanced features that are available through the chipset.

Table 4-6: Advanced Menu

Feature	Options	Description
Extended Configuration	 Used Not Used (default) 	If <i>Used</i> is highlighted, <i>User-Defined</i> has been selected in Extended Configuration under the Maintenance Menu.
PCI Configuration	No options	Configures individual PCI slot's IRQ priority. When selected, displays the PCI Configuration submenu.

Table 4-6: Advanced Menu

+

+

Feature	Options	Description
Boot Settings Configuration	No options	Configures Plug and Play and the Numlock key, and resets configuration data. When selected, displays the Boot Configuration submenu.
Peripheral Configuration	No options	Configures peripheral ports and devices. When selected, displays the Peripheral Configuration submenu.
IDE Configuration	No options	Specifies type of connected IDE device.
Diskette Configuration	No options	When selected, displays the Floppy Options submenu.
Event Log Configuration	No options	Configures Event Logging. When selected, displays the Event Log Configuration submenu.
Video Configuration	No options	Configures video features. When selected, displays the Video Configuration submenu.

PCI Configuration								
Submenu	Maintenance	Main	A	dvanced	Security	Power	Boot	Exit
				PCI Conf	iguration			
				Boot Con	figuration			
				Peripher	al Configura	ation		
				IDE Cor	nfiguratic	n		
				Diskett	ce Configu	iration		
				Event I	Log Config	guration		
				Video (Configurat	ion		

The submenu represented by Table 4-7 is for configuring the IRQ priority of PCI slots individually.

 Table 4-7:
 PCI Configuration Submenu

Feature	Options	Description
PCI Slot 1 IRQ Priority	 Auto (default) 9 10 11 	Allows selection of IRQ priority.
PCI Slot 2 IRQ Priority	 Auto (default) 9 10 11 	Allows selection of IRQ priority.

 Table 4-7:
 PCI Configuration Submenu

+

Feature	Options	Description
PCI Slot 3 IRQ Priority	 Auto (default) 9 10 11 	Allows selection of IRQ priority. IRQ Priority selections for PCI slots 3 and 5 are linked. Selections made to PCI Slot 3 IRQ Priority are repeated in PCI Slot 5 IRQ Priority.
PCI Slot 4 IRQ Priority	 Auto (default) 9 10 11 	Allows selection of IRQ priority.
PCI Slot 5 IRQ Priority	• Whatever is selected in slot 3	No selections can be made to PCI Slot 5 IRQ Priority. Selections made to PCI Slot 3 repeat in PCI Slot 5.

Boot Configuration Submenu

Maintenance	Main	Advanced	Security	Power	Boot	Exit	
		PCI Conf	PCI Configuration				
	Boot Configuration						
		Periphera	Peripheral Configuration				
		IDE Conf	IDE Configuration				
		Diskette	Diskette Configuration				
		Event Log	Event Log Configuration				
		Video Cor	Video Configuration				

The submenu represented by Table 4-8 is for setting Plug and Play options, resetting configuration data, and the power-on state of the Numlock key.

Table 4-8: Boot Configuration Submenu

Feature	Options	Description
Plug & Play O/S	No (default)Yes	Specifies if manual configuration is desired. No lets the BIOS configure all devices. This setting is appropriate when using a Plug and Play operating system. Yes lets the operating system configure Plug and Play devices not required to boot the system. This option is available for use during lab testing.

 Table 4-8:
 Boot Configuration Submenu

Feature	Options	Description
Reset Config Data	No (default)Yes	<i>No</i> does not clear the PCI/PnP configuration data stored in flash memory on the next boot. <i>Yes</i> clears the PCI/PnP configuration data stored in flash memory on the next boot.
Numlock	 Off On (default)	Specifies the power-on state of the Numlock feature on the numeric keypad of the keyboard.

Video Configuration

Peripheral Configuration Maintenance Main Advanced Security Power Boot Exit Submenu PCI Configuration Boot Configuration Peripheral Configuration IDE Configuration Diskette Configuration Event Log Configuration

The submenu represented in Table 4-9 is used for configuring computer peripherals.

Feature	Options	Description		
Serial port A (Note : If Plug and Play OS is enabled in the Boot menu, serial port A will automatically be enabled.)	 Disabled Enabled Auto (default) 	Configures serial port A. <i>Auto</i> assigns the first free COM port, normally COM1, the address 3F8h, and the interrupt IRQ4. An * (asterisk) displayed next to an address indicates a conflict with another device.		
Base I/O address (Visible only if enabled selected in serial port A)	 3F8 (default) 2F8 3E8 2E8 	Specifies the base I/O address for serial port A, if serial port A is Enabled.		
Interrupt (Visible only if enabled selected in serial port A)	 IRQ 3 IRQ 4 (default) 	Specifies the interrupt for serial port A, if serial port A is Enabled.		

 Table 4-9:
 Peripheral Configuration Submenu

Feature	Options	Description
Serial port B	 Disabled Enabled Auto (default) 	Configures serial port B. <i>Auto</i> assigns the first free COM port, normally COM2, the address 2F8h, and the interrupt IRQ3. An * (asterisk) displayed next to an address indicates a conflict with another device. If either serial port address is set, that address will not appear in the list of options for the other serial port.
Mode	 Normal (default) IrDA SIR-A ASK_IR 	Specifies the mode for serial port B for normal (COM 2) or infrared applications. This option is not available if serial port B has been disabled.
Base I/O address (Visible only if enabled selected in serial port B)	 3F8 2F8 (default) 3E8 2E8 	Specifies the base I/O address for serial port B.
Interrupt (Visible only if enabled is selected in serial port B)	 IRQ 3 (default) IRQ 4 	Specifies the interrupt for Serial port B.

Table 4-9: Peripheral Configuration Submenu

Feature	Options	Description
Parellel port	 Disabled Enabled Auto (default) 	Configures the pareller port. Auto assigns LPT1 the address 378h and the interrpt IRQ7. An * (asterisk) displayed next to an address indicates a conflict with another device.
Mode	 Output Only Bi-directional (default) EPP ECP 	Selects the mode for the parallel port. Not available if the parallel port is disabled. <i>Output Only</i> operates in AT†- compatible mode. <i>Bi-directional</i> operates in PS/2- compatible mode. <i>EPP</i> is Extended Parallel Port mode, a high-speed bi-directional mode. <i>ECP</i> is Enhanced Capabilities Port mode, a high-speed bi-directional mode.
Base I/O address (Visible only if enabled selected in parallel port)	 378 (default) 278 228 	Specifies the base I/O address for the parallel port.

 Table 4-9:
 Peripheral Configuration Submenu

+

+

Feature	Options	Description
Interrupt (Visible only if enabled is selected in parallel port)	IRQ 5IRQ7 (default)	Specifies the interrupt for the parallel port.
DMA Channel (Visible only if ECP mode is selected.)	 1 3 (default) 	Specifies the DMA channel.
Audio Devise	DisabledEnabled (default)	Enables or disables the onboard audio subsystem.
Modem Device (Visible only if AMR device is installed.)	DisabledEnabled (default)	Enables or disables the modem.
Legacy USB Support	 Disabled Enabled Auto (default) 	Enables or disables USB legacy support (See "USB Legacy Support" on page 3-8 for more information).

IDE Configuration							
Submonu	Maintenance	Main	Advanced	Security	Power	Boot	Exit
Submenu			PCI C	onfiguration			
			Boot	Configuration	1		
			Perip	heral Configu			
			IDE C	onfiguration			
			Diske	tte Configura	ition		
			Event	Log Configur	ation		
			Video	Configuratio	n		

The menu represented in Table 4-10 is used to configure IDE device options

Table 4-10: IDE Configuration Submenu

Feature	Options	Description
IDE Controller	 Disabled Primary Secondary Both (default) 	Specifies the integrated IDE controller. <i>Primary</i> enables only the primary IDE controller. <i>Secondary</i> enables only the secondary IDE controller. <i>Both</i> enables both IDE controllers.
Hard Disk Pre-Delay	 Disabled (default) 3 Seconds 6 Seconds 9 Seconds 12 Seconds 15 Seconds 21 Seconds 30 Seconds 	Specifies the hard disk drive pre-delay

Table 4-10: IDE Configuration Submenu

+

Feature	Options	Description
Primary IDE Master	No options	Reports type of connected IDE device. When selected, displays the Primary IDE Master submenu.
Primary IDE Slave	No options	Reports type of connected IDE device. When selected, displays the Primary IDE Slave submenu.
Secondary IDE Master	No options	Reports type of connected IDE device. When selected, displays the Secondary IDE Master submenu.
Secondary IDE Slave	No options	Reports type of connected IDE device. When selected, displays the Secondary IDE Slave submenu.

IDE Configuration								
Sub-submenus	Maintenance	Main	Adva	anced	Security	Power	Boot	Exit
Sub Submenus				PCI Co	nfiguration			
				Boot C	onfiguration			
				Periph				
				IDE Configuration				
					Primary IDE	Master		
					Primary IDE	Slave		
					Secondary I	DE Master		
					Secondary I	DE Slave		
				Disket	te Configura	tion		
				Event :	Log Configura	ation		

Video Configuration

The sub-submenus represented in Table 4-11 are used to configure IDE devices

Table 4-11: IDE Configuration Sub-Submenus

Feature	Options	Description
Maximum Capacity	No options	Reports the maximum capacity for the hard disk, if the type is User or Auto.
LBA Mode Control	DisabledEnabled (default)	Enables or disables LBA mode control.

Feature	Options	Description
Туре	 None User Auto (default) CD-ROM ATAPI Removable Other ATAPI IDE Removable 	Specifies the IDE configuration mode for IDE devices. User allows capabilities to be changed. Auto fills-in capabilities from ATA/ATAPI device.
Multi-Sector Transfers	 2 Sectors 4 Sectors 8 Sectors 16 Sectors (default) 	Specifies number of sectors per block for transfers from the hard disk drive to memory. Check the hard disk drive's specifications for optimum setting.
PIO Mode	 Auto (default) 0 1 2 3 4 	Specifies the PIO mode.

Table 4-11: IDE Configuration Sub-Submenus

Table 4-11: IDE Configuration Sub-Submenus

Feature	Options	Description
Transfer Mode	 Standard Fast PIO 1 (default) Fast PIO 2 Fast PIO 3 Fast PIO 4 FPIO 3 / DMA 1 FPIO 4 / DMA 2 	Specifies the method for moving data to/from the drive.
Ultra DMA	 Disabled (default) Mode 0 Mode 1 Mode 2 Mode 3 Mode 4 	Specifies the Ultra DMA mode for the drive.

Diskette							
Configuration	Maintenance	Main	Advanced	Security	Power	Boot	Exit
Submenu			PCI Configurat	tion			
+			Boot Configura	ation			
			Peripheral Con	nfiguration			
			IDE Configurat	tion			
			Diskette Conf:	iguration			
			Event Log Con	figuration			
			Video Configu	ration			

The submenu represented by Table 4-12 is used for configuring the diskette drive.

Table 4-12: Diskette Configuration Submenu

Feature	Options	Description
Diskette Controller	DisabledEnabled (default)	Disables or enables the integrated diskette controller.
Floppy A	 Not Installed 360 KB 5¹/₄ 1.2 MB 5¹/₄ 720 KB 3¹/₂ 1.44/1.25 MB 3¹/₂ (default) 2.88 MB 3¹/₂ 	Specifies the capacity and physical size of diskette drive A.
Diskette Write- Protect	Disabled (default)Enabled	Disables or enables write-protect for the diskette drive.

Event Log							
Configuration	Maintenance	Main	Advanced	Security	Power	Boot	Exit
Submenu			PCI Config				
Sabinena			Boot Confi				
		Peripheral	. Configurati	.on			
			IDE Config	guration			
			Diskette C	Configuration	1		
			Event Log	Configuratio	n		
			Video Conf	iguration			

The submenu represented by Table 4-13 is used to configure the event logging features

Table 4-13: Event Log Configuration Submenu

Feature	Options	Description	
Event log	No options	Indicates if there is space available in the event log.	
Event log validity	No options	Indicates if the contents of the event log are valid.	
View event log	[Enter]	Displays the event log.	
Clear all event logs	No (default)Yes	Clears the event log after rebooting.	
Event Logging	DisabledEnabled (default)	• Enables logging of events.	
Mark events as read	[Enter]	Marks all events as read.	

Video Configuration							
Submenu	Maintenance	Main	Advanced	Security	Power	Boot	Exit
			PCI Configura	ation			
+			Boot Configu	ration			
			Peripheral Co	onfiguration	n		
			IDE Configura	ation			
			Diskette Con:	figuration			
			Event Log Co	nfiguration			
			Video Config	uration			

The submenu represented inTable 4-14 is for configuring the video features.

Table 4-14: Video Configuration Submenu

Feature	Options	Description
AGP Aperture Size	 64 MB (default) 256 MB 	Specifies the AGP aperture size.
Primary Video Adapter	 AGP (default) PCI	Selects primary video adapter to be used during boot.

Security Menu

Maintenance	Main	Advanced	Security	Power	Boot	Exit
-------------	------	----------	----------	-------	------	------

The menu represented by Table 4-15 is for setting passwords and security features.

Table 4-15: Security Menu

If no password entered previously:					
Feature	Options	Description			
User Password Is	No options	Reports if there is a user password set.			
Supervisor Password Is	No options	Reports if there is a supervisor password set.			
Set User Password	Password can be up to seven alphanumeric characters.	Specifies the user password.			
Set Supervisor Password	Password can be up to seven alphanumeric characters.	Specifies the supervisor password.			
If password entere	d previously:				
Feature	Options	Description			
Clear User Password (Supervisor only)	YesNo	Allows removal of a previously entered password.			

Table 4-15: Security Menu

+

User Access Level (Supervisor only)	 Limited No access View Only Full (default) 	Specifies user's access privileges.
Unattended Start	EnabledDisabled (default)	Enables or disables wake on LAN technology feature. Locks keyboard.

Power Menu

Maintenance	Main	Advanced	Security	Power	Boot	Exit
-------------	------	----------	----------	-------	------	------

The menu represented in Table 4-16 is for setting the power management features.

Table 4-16: Power Menu

Feature	Options	Description
Power Management	DisabledEnabled (default)	Enables or disables the BIOS power management feature.
Inactivity Timer	 Off 1 Minute 5 Minutes 10 Minutes 20 Minutes (default) 30 Minutes 60 Minutes 120 Minutes 	Specifies the amount of time before the computer enters standby mode.
Hard Drive	DisabledEnabled (default)	Enables power management for hard disks during standby modes.
Video Power-Down	 Disabled Standby Suspend (default) Sleep 	Specifies power management for video during standby modes.
ACPI Suspend State	S1 State (default)S3 State	Specifies the ACPI suspend state.

Boot Menu

Maintenance	Main	Advanced	Security	Power	Boot	Exit
				IDE Drive	e Configur	ation

The menu represented in Table 4-17 is used to set the boot features and the boot sequence.

Table 4-17: Boot Menu

Feature	Options	Description
Quiet Boot	 Disabled Enabled (default) 	<i>Disabled</i> displays normal POST messages. <i>Enabled</i> displays OEM graphic instead of POST messages.
Quick Boot	 Disabled Enabled (default) 	Enables the computer to boot without running certain POST tests.
Scan User Flash Area	 Disabled (default) Enabled 	Enables the BIOS to scan the flash memory for user binary files that are executed at boot time.
After Power Failure	 Stays off Last State (default) Power-On 	Specifies the mode of operation if an AC power loss occurs. <i>Power-On</i> restores power to the computer. <i>Stay-Off</i> keeps the power off until the power button is pressed. <i>Last State</i> restores the previous power state before power loss occurred.

Table 4-17: Boot Menu

Feature	Options	Description
On Modem Ring	 Stay-Off (default) Power-On 	In APM mode only, specifies how the computer responds to an incoming call on an installed modem when the power is off.
1st Boot Device 2nd Boot Device 3rd Boot Device 4th Boot Device (This list varies in length with the number of devices selected up to 8.)	 Floppy ARMD-FDD ARMD-HDD IDE-HDD ATAPI CDROM Disabled 	 Specifies the boot sequence from the available devices. To specify boot sequence: Select the boot device with <-> or <>. Press <enter> to set the selection as the intended boot device.</enter> The operating system assigns a drive letter to each boot device in the order listed. Changing the order of the devices changes the drive lettering. Not all of the devices in this list are available as second, third, and fourth boot devices. The default settings for the first through fourth boot devices are, respectively: Floppy 1st IDE-HDD ATAPI CDROM Disabled
IDE Drive Configuraton	No Options	Configures IDE drives. When selected, displays the IDE Drive Configuration submenu.

Notes:

- 1. ARMD-FDD = ATAPI removable device floppy disk drive
- 2. ARMD-HDD = ATAPI removable device hard disk drive
- 3. HDD = Hard Disk Drive

IDE Drive Configuration Submenu

IDE Dr	Maintenance	in Advanced Security Power	Boot	Exit
Config			IDE Dri Configu	ve ration

The submenu represented in Table 4-18 is used to set the order in which the IDE drives boot. Changing the boot-order of a given drive causes the boot-order for the other drives to change automatically to accommodate your selection.

Table 4-18: IDE Drive Configuration Submenu

Feature	Options	Description
Primary Master IDE	1st IDE (default) 1 through 4	Allows you to select the order in which the Primary Master IDE drive boots.
Primary Slave IDE	2nd IDE (default) 1 through 4	Allows you to select the order in which the Primary Slave IDE drive boots.
Secondary Master IDE	3rd IDE (default) 1 through 4	Allows you to select the order in which the Secondary Master IDE drive boots.
Secondary Slave IDE	4th IDE (default) 1 through 4	Allows you to select the order in which the Secondary Slave IDE drive boots.

Exit Menu

Maintenance	Main	Advanced	Security	Power	Boot	Exit
-------------	------	----------	----------	-------	------	------

The menu represented in Table 4-19 is for exiting the BIOS Setup program, saving changes, and loading and saving defaults.

Table 4-19: Exit Menu

Feature	Description
Exit Saving Changes	Exits and saves the changes in CMOS SRAM.
Exit Discarding Changes	Exits without saving any changes made in the BIOS Setup program.
Load Setup Defaults	Loads the factory default values for all the Setup options.
Load Custom Defaults	Loads the custom defaults for Setup options.
Save Custom Defaults	Saves the current values as custom defaults. Normally, the BIOS reads the Setup values from flash memory. If this memory is corrupted, the BIOS reads the custom defaults. If no custom defaults are set, the BIOS reads the factory defaults.
Discard Changes	Discards changes without exiting Setup. The option values present when the computer was turned on are used.



Error Messages and Beep Codes

BIOS Error Messages

+

Table 5-1 lists the error messages and provides a brief description of each.

Table 5-1: BIOS Error Messages

Error Message	Explanation
GA20 Error	An error occurred with Gate A20 when switching to protected mode during the memory test.
Pri Master HDD Error Pri Slave HDD Error Sec Master HDD Error Sec Slave HDD Error	Could not read sector from corresponding drive.
Pri Master Drive - ATAPI Incompatible Pri Slave Drive - ATAPI Incompatible Sec Master Drive - ATAPI Incompatible Sec Slave Drive - ATAPI Incompatible	Corresponding drive in not an ATAPI device. Run Setup to make sure device is selected correctly.
A: Drive Error	No response from diskette drive.

Error Message	Explanation
Cache Memory Bad	An error occurred when testing L2 cache. Cache memory may be bad.
CMOS Battery Low	The battery may be losing power. Replace the battery soon.
CMOS Display Type Wrong	The display type is different than what has been stored in CMOS. Check Setup to make sure type is correct.
CMOS Checksum Bad	The CMOS checksum is incorrect. CMOS memory may have been corrupted. Run Setup to reset values.
CMOS Settings Wrong	CMOS values are not the same as the last boot. These values have either been corrupted or the battery has failed.
CMOS Date/Time Not Set	The time and/or date values stored in CMOS are invalid. Run Setup to set correct values.
DMA Error	Error during read/write test of DMA controller.
FDC Failure	Error occurred trying to access diskette drive controller.
HDC Failure	Error occurred trying to access hard disk controller.
Checking NVRAM	NVRAM is being checked to see if it is valid.
Update OK!	NVRAM was invalid and has been updated.

Table 5-1: BIOS Error Messages

Error Message	Explanation
Updated Failed	NVRAM was invalid but was unable to be updated.
Keyboard Error	Error in the keyboard connection. Make sure keyboard is connected properly.
KB/Interface Error	Keyboard interface test failed.
Memory Size Decreased	Memory size has decreased since the last boot. If no memory was removed then memory may be bad.
Memory Size Increased	Memory size has increased since the last boot. If no memory was added there may be a problem with the system.
Memory Size Changed	Memory size has changed since the last boot. If no memory was added or removed then memory may be bad.
No Boot Device Available	System did not find a device to boot.
Off Board Parity Error	A parity error occurred on an off-board card. This error is followed by an address.
On Board Parity Error	A parity error occurred in onboard memory. This error is followed by an address.
Parity Error	A parity error occurred in onboard memory at an unknown address.

Table 5-1: BIOS Error Messages

Table 5-1: BIOS Error Messages

Error Message	Explanation
NVRAM / CMOS / PASSWORD cleared by Jumper	NVRAM, CMOS, and passwords have been cleared. The system should be powered down and the jumper removed.
<ctrl_n> Pressed</ctrl_n>	CMOS is ignored and NVRAM is cleared. User must enter Setup.

Port 80h POST Codes

During the POST, the BIOS generates diagnostic progress codes (POST-codes) to I/O port 80h. If the POST fails, execution stops and the last POST code generated is left at port 80h. This code is useful for determining the point where an error occurred.

Displaying the POST-codes requires an add-in card, often called a POST card (PCI not ISA). The POST card can decode the port and display the contents on a medium such as a seven-segment display.

The tables below offer descriptions of the POST codes generated by the BIOS. Table 5-2 defines the Uncompressed INIT Code Checkpoints, Table 5-3 describes the Boot Block Recovery Code Checkpoints, and Table 5-4 lists the Runtime Code Uncompressed in F000 Shadow RAM. Some codes are repeated in the tables because that code applies to more than one operation.

 Table 5-2:
 Uncompressed INIT Code Checkpoints

+

Code	Description of POST Operation
D0	NMI is Disabled. Onboard KBC, RTC enabled (if present). Init code Checksum verification starting.
D1	Keyboard controller BAT test, CPU ID saved, and going to 4 GB flat mode.
D3	Do necessary chipset initialization, start memory refresh, and do memory sizing.
D4	Verify base memory.
D5	Init code to be copied to segment 0 and control to be transferred to segment 0.
D6	Control is in segment 0. To check recovery mode and verify main BIOS checksum. If either it is recovery mode or main BIOS checksum is bad, go to check point E0 for recovery else go to check point D7 for giving control to main BIOS.
D7	Find Main BIOS module in ROM image.
D8	Uncompress the main BIOS module.
D9	Copy main BIOS image to F000 shadow RAM and give control to main BIOS in F000 shadow RAM.
Table 5-3: Boot Block Recovery Code Checkpoints

Code	Description of POST Operation
E0	Onboard Floppy Controller (if any) is initialized. Compressed recovery code is uncompressed in F000:0000 in Shadow RAM and give control to recovery code in F000 Shadow RAM. Initialize interrupt vector tables, initialize system timer, initialize DMA controller and interrupt controller.
E8	Initialize extra (Intel Recovery) Module.
E9	Initialize floppy drive.
EA	Try to boot from floppy. If reading of boot sector is successful, give control to boot sector code.
EB	Booting from floppy failed, look for ATAPI (LS120, Zip) devices.
EC	Try to boot from ATAPI. If reading of boot sector is successful, give control to boot sector code.
EF	Booting from floppy and ATAPI device failed. Give two beeps. Retry the booting procedure again (go to check point E9).

Code	Description of POST Operation
03	NMI is Disabled. To check soft reset/power-on.
05	BIOS stack set. Going to disable cache if any.
06	POST code to be uncompressed.
07	CPU init and CPU data area init to be done.
08	CMOS checksum calculation to be done next.
0B	Any initialization before keyboard BAT to be done next.
0C	KB controller I/B free. To issue the BAT command to keyboard controller.
0E	Any initialization after KB controller BAT to be done next.
0F	Keyboard command byte to be written.
10	Going to issue Pin-23,24 blocking/unblocking command.
11	Going to check pressing of <ins>, <end> key during power-on.</end></ins>
12	To init CMOS if "Init CMOS in every boot" is set or <end> key is pressed. Going to disable DMA and Interrupt controllers.</end>
13	Video display is disabled and port-B is initialized. Chipset init about to begin.
14	8254 timer test about to start.
19	About to start memory refresh test.

Table 5-4: Runtime Code Uncompressed in F000 Shadow RAM

Code **Description of POST Operation** 1A Memory Refresh line is toggling. Going to check 15 µs ON/OFF time. To read 8042 input port and disable Megakey GreenPC feature. Make BIOS 23 code segment writeable. To do any setup before Int vector init. 24 Interrupt vector initialization to begin. To clear password if necessary. 25 Any initialization before setting video mode to be done. 27 28 Going for monochrome mode and color mode setting. Different buses init (system, static, output devices) to start if present. (See 2A Section 5.3 for details of different buses.) 2BTo give control for any setup required before optional video ROM check. 2CTo look for optional video ROM and give control. To give control to do any processing after video ROM returns control. 2D If EGA/VGA not found then do display memory R/W test. 2E EGA/VGA not found. Display memory R/W test about to begin. 2F 30 Display memory R/W test passed. About to look for the retrace checking. 31 Display memory R/W test or retrace checking failed. To do alternate Display

Table 5-4: Runtime Code Uncompressed in F000 Shadow RAM

memory R/W test.

Table 5-4: Runtime Code Uncompressed in F000 Shadow RAM

Code	Description of POST Operation
32	Alternate Display memory R/W test passed. To look for the alternate display retrace checking.
34	Video display checking over. Display mode to be set next.
37	Display mode set. Going to display the power-on message.
38	Different buses init (input, IPL, general devices) to start if present. (See Section 5.3 for details of different buses.)
39	Display different buses initialization error messages. (See Section 5.3 for details of different buses.)
3A	New cursor position read and saved. To display the Hit message.
40	To prepare the descriptor tables.
42	To enter in virtual mode for memory test.
43	To enable interrupts for diagnostics mode.
44	To initialize data to check memory wrap around at 0:0.
45	Data initialized. Going to check for memory wrap around at 0:0 and finding the total system memory size.
46	Memory wrap around test done. Memory size calculation over. About to go for writing patterns to test memory.

Table 5-4: F	Runtime Code U	ncompressed in	F000 Shadow RAM
--------------	----------------	----------------	-----------------

Code	Description of POST Operation
47	Pattern to be tested written in extended memory. Going to write patterns in base 640k memory.
48	Patterns written in base memory. Going to find out amount of memory below 1M memory.
49	Amount of memory below 1M found and verified. Going to find out amount of memory above 1M memory.
4B	Amount of memory above 1M found and verified. Check for soft reset and going to clear memory below 1M for soft reset. (If power on, go to check point # 4Eh).
4C	Memory below 1M cleared. (SOFT RESET) Going to clear memory above 1M.
4D	Memory above 1M cleared. (SOFT RESET) Going to save the memory size. (Go to check point # 52h).
4E	Memory test started. (NOT SOFT RESET) About to display the first 64k memory size.
4F	Memory size display started. This will be updated during memory test. Going for sequential and random memory test.
50	Memory testing/initialization below 1M complete. Going to adjust displayed memory size for relocation/ shadow.

Table 5-4: Runtime Code Uncompressed in F000 Shadow RAM

Code	Description of POST Operation
51	Memory size display adjusted due to relocation/ shadow. Memory test above 1M to follow.
52	Memory testing/initialization above 1M complete. Going to save memory size information.
53	Memory size information is saved. CPU registers are saved. Going to enter in real mode.
54	Shutdown successful, CPU in real mode. Going to disable gate A20 line and disable parity/NMI.
57	A20 address line, parity/NMI disable successful. Going to adjust memory size depending on relocation/shadow.
58	Memory size adjusted for relocation/shadow. Going to clear Hit message.
59	Hit message cleared. <wait> message displayed. About to start DMA and interrupt controller test.</wait>
60	DMA page register test passed. To do DMA#1 base register test.
62	DMA#1 base register test passed. To do DMA#2 base register test.
65	DMA#2 base register test passed. To program DMA unit 1 and 2.
66	DMA unit 1 and 2 programming over. To initialize 8259 interrupt controller.
7F	Extended NMI sources enabling is in progress.

Code	Description of POST Operation
80	Keyboard test started. Clearing output buffer, checking for stuck key, to issue keyboard reset command.
81	Keyboard reset error/stuck key found. To issue keyboard controller interface test command.
82	Keyboard controller interface test over. To write command byte and init circular buffer.
83	Command byte written, global data init done. To check for lock-key.
84	Lock-key checking over. To check for memory size mismatch with CMOS.
85	Memory size check done. To display soft error and check for password or bypass setup.
86	Password checked. About to do programming before setup.
87	Programming before setup complete. To uncompress SETUP code and execute CMOS setup.
88	Returned from CMOS setup program and screen is cleared. About to do programming after setup.
89	Programming after setup complete. Going to display power-on screen message.
8B	First screen message displayed. <wait> message displayed. PS/2 Mouse check and extended BIOS data area allocation to be done.</wait>

Code **Description of POST Operation** 8C Setup options programming after CMOS setup about to start. 8D Going for hard disk controller reset. 8F Hard disk controller reset done. Floppy setup to be done next. 91 Floppy setup complete. Hard disk setup to be done next. 95 Init of different buses optional ROMs from C800 to start. (See Section 5.3 for details of different buses.) 96 Going to do any init before C800 optional ROM control. 97 Any init before C800 optional ROM control is over. Optional ROM check and control will be done next. 98 Optional ROM control is done. About to give control to do any required processing after optional ROM returns control and enable external cache. 99 Any initialization required after optional ROM test over. Going to setup timer data area and printer base address. 9A Return after setting timer and printer base address. Going to set the RS-232 base address. 9B Returned after RS-232 base address. Going to do any initialization before Coprocessor test. 9C Required initialization before Coprocessor is over. Going to initialize the Coprocessor next.

Table 5-4: Runtime Code Uncompressed in F000 Shadow RAM

Table 5-4: Runtime Code Uncompressed in F000 Shadow RAM

Code	Description of POST Operation
9D	Coprocessor initialized. Going to do any initialization after Coprocessor test.
9E	Initialization after Coprocessor test is complete. Going to check extended keyboard, keyboard ID and num-lock.
A2	Going to display any soft errors.
A3	Soft error display complete. Going to set keyboard typematic rate.
A4	Keyboard typematic rate set. To program memory wait states.
A5	Going to enable parity/NMI.
A7	NMI and parity enabled. Going to do any initialization required before giving control to optional ROM at E000.
A8	Initialization before E000 ROM control over. E000 ROM to get control next.
A9	Returned from E000 ROM control. Going to do any initialization required after E000 optional ROM control.
AA	Initialization after E000 optional ROM control is over. Going to display the system configuration.
AB	Put INT13 module runtime image to shadow.
AC	Generate MP for multiprocessor support (if present).
AD	Put CGA INT10 module (if present) in Shadow.

Table 5-4: Runtime Code Uncompressed in F000 Shadow RAM

Code	Description of POST Operation
AE	Uncompress SMBIOS module and init SMBIOS code and form the runtime SMBIOS image in shadow.
B1	Going to copy any code to specific area.
00	Copying of code to specific area done. Going to give control to INT-19 boot loader.

Bus Initialization Checkpoints

The system BIOS gives control to the different buses at several checkpoints to do various tasks. Table 5-5 describes the bus initialization checkpoints.

Table 5-5: Bus Initialization Checkpoints

Checkpoint	Description
2A	Different buses init (system, static, and output devices) to start if present.
38	Different buses init (input, IPL, and general devices) to start if present.
39	Display different buses initialization error messages.
95	Init of different buses optional ROMs from C800 to start.

While control is inside the different bus routines, additional checkpoints are output to port 80h as WORD to identify the routines under execution. In these WORD checkpoints, the low byte of the checkpoint is the system BIOS checkpoint from which the control is passed to the different bus routines. The high byte of the checkpoint is the indication of which routine is being executed in the different buses. Table 5-6 describes the upper nibble of the high byte and indicates the function that is being executed.

Table 5-6: Upper Nibble High Byte Functions

Value	Description
0	func#0, disable all devices on the bus concerned.
1	func#1, static devices init on the bus concerned.
2	func#2, output device init on the bus concerned.
3	func#3, input device init on the bus concerned.
4	func#4, IPL device init on the bus concerned.
5	func#5, general device init on the bus concerned.
6	func#6, error reporting for the bus concerned.
7	func#7, add-on ROM init for all buses.

Table 5-7 describes the lower nibble of the high byte and indicates the bus on which the routines are being executed.

Table 5-7: Lo	wer Nibble	High B	lyte Functions
---------------	------------	--------	----------------

Value	Description			
0	Generic DIM (Device Initialization Manager)			
1	On-board System devices			
2	ISA devices			
3	EISA devices			
4	ISA PnP devices			
5	PCI devices			

Speaker

A 47 Ω inductive speaker is mounted on the Creative M010 board. The speaker provides audible error code (beep code) information during POST.

For information about	Refer to		
The location of the onboard speaker	Figure 1-1 on page 1-4		

BIOS Beep Codes

Whenever a recoverable error occurs during POST, the BIOS displays an error message describing the problem (see Table 5-8). The BIOS also issues a beep code (one long tone followed by two short tones) during POST if the video configuration fails (a faulty video card or no card installed) or if an external ROM module does not properly checksum to zero.

An external ROM module (for example, a video BIOS) can also issue audible errors, usually consisting of one long tone followed by a series of short tones. For more information on the beep codes issued, check the documentation for that external device.

There are several POST routines that issue a POST terminal error and shut down the system if they fail. Before shutting down the system, the terminal-error handler issues a beep code signifying the test point error, writes the error to I/O port 80h, attempts to initialize the video and writes the error in the upper left corner of the screen (using both monochrome and color adapters).

If POST completes normally, the BIOS issues one short beep before passing control to the operating system.

Beep	Description	Beep	Description	
1	Refresh failure	7	Exception interrupt error	
2	Parity cannot be reset		Display memory R/W error	
3	First 64 KB memory failure	9	Not used	
4	Timer not operational	10	CMOS Shutdown register test error	
5	Not used	11	Invalid BIOS (e.g. POST module not found, etc.)	
6	8042 GateA20 cannot be toggled			

Table 5-8: Beep Codes

Enhanced Diagnostics

The enhanced diagnostics feature consists of a hardware decoder and four LEDs located between the audio connectors and the serial port B connector on the back panel. This feature requires no modifications to the chassis (other than I/O back panel shield) or cabling.

Figure 5-1 shows the location of the diagnostic LEDs. Table 5-9 lists the diagnostic codes displayed by the LEDs.



Figure 5-1: Enchanced Diagnostic LEDs

 Table 5-9:
 Diagnostic LED Codes

Display		BIOS Operation	Display		BIOS Operation
0000	Amber Amber Amber Amber	Power on, starting BIOS	000	Green Amber Amber Amber	Undefined
	Amber Amber Amber Green	Recovery mode		Green Amber Amber Green	Undefined
	Amber Amber Green Amber	Processor, cache, etc.		Green Amber Green Amber	Undefined
	Amber Amber Green Green	Memory, auto-size, shadow, etc.		Green Amber Green Green	Undefined
	Amber Green Amber Amber	PCI bus initialization		Green Green Amber Amber	Undefined

 Table 5-9:
 Diagnostic LED Codes

+

Display		BIOS Operation	Display		BIOS Operation
	Amber Green Amber Green	Video		Green Green Amber Green	Undefined
	Amber Green Green Amber	IDE bus initialization		Green Green Green Amber	Reserved
	Amber Green Green Green	USB initialization		Green Green Green Green	Booting operating system

Note: Undefined states are reserved for future use.

5-22 Error Messages and Beep Codes

Creative Labs, Inc. 1901 McCarthy Boulevard Milpitas CA 95035

Creative Technology Ltd 31, International Business Park Creative Resource Singapore 609921

Printed in Singapore