HIPPO III 486

The material in this manual is for information only and is subject to change without notice.

REVISION: 1.0

IBM, IBM PC/XT/AT, PC-DOS, MS-DOS, OS/2, INTEL, AMI ARE THE TRADEMARKS OR REGISTERED TRADEMARKS OF THEIR RESPECTIVE OWNERS.

RADIO FREQUENCY INTERFERENCE STATEMENT

This equipment generates and uses radio frequency energy and if not installed and used properly, that is, in strict accordance with the manufacturer's instructions, may cause interference with radio and television reception.

If this equipment does cause interference to radio or TV reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- * Reorient the receiving antenna.
- * Relocate the computer away from the receiver.
- * Move the computer away from the receiver.
- * Plug the computer into a different outlet so that computer and receiver are on different branch circuits.
- * Ensure that card slot covers are in place when no card is installed.
- * Ensure that card mounting screws, attachment connector screws, and ground wires are tightly secured.
- * If peripherals are used with this system, it is suggested to use shielded, grounded cables, with in-line filters if necessary.

If necessary, the user should consult the dealer service representative for additional suggestions.

The manufacturer is not responsible for any radio or TV interference caused by unauthorized modifications to this equipment. It is the responsibility of the user to correct such interference.

Note

- 1. Electronic components are sensitive to dust and dirt. Do inspect and clean the computer system regularly.
- 2. Turn off the power whenever you install or remove any connector, memory module and add-on card. Before turning on the power, make sure that all the connectors, memory modules and add-on cards are secured.
- 3. After power is on, wait for a minute. The system BIOS are going through a self-test during this period and nothing is shown on the screen. After the self-test, the system BIOS will initialize the display adaptor and show messages.
- 4. The SIMM sockets are fragile device. Do not force the SIMM modules into the sockets. It may break the locking latches.

Preface

The manual provides information about the installation and maintenance of OCTEK HIPPO III motherboard. In-depth explanations of the functions of this motherboard are provided. In the appendix, the system BIOS setup is explained.

The content in this manual is only for reference and is intended to provide the basic information for the general users. There are also technical information for hardware and software engineers.

In this manual, there are 4 chapters. Chapter 1 contains a brief introduction and specification of OCTEK HIPPO III motherboard. In the Chapter 2, the functions of HIPPO III are explained. It also outlines many advanced features of the CPU and the system architecture. Chapter 3 explains the installation of coprocessor, DRAM modules and jumpers. Technical information is provided in the Chapter 4.

System BIOS is described in the attached BIOS Manual. Additional information is given in the Appendix B and C for maintenance purpose.

Table of Content

Chapter 1 INTRODUCTION

Chapter 2 **GENERAL FEATURES**

	Specification	2-1
	Processor	2 - 3
	Secondary Cache Memory	2 - 8
	Memory System	2.
12	8042 Emulation	2.
14	0042 Litiulation	2.
	Dual Bus Design	2.
15	3	

Chapter 3 **CONFIGURING THE SYSTEM**

Installing Math Coprocessor	3-1
Configuration of Cache Memory	3 - 3
Installing RAM Modules	3 - 5
Configuration of Memory	3 - 6
DRAM Configuration	<i>3-</i> 7
Control of System Speed	3 - 8
Reset CMOS Setup Information	3 - 8
System Board Jumper Setting	3 - 9
System Board Connectors	3-10

Chapter 4 TECHNICAL INFORMATION

Memory Mapping	4-1
I/O Address Map	4-2
System Timers	4-4
System Interrupts	4- 6
Direct Memory Access (DMA)	4-7
Real Time Clock and CMOS RAM	4 - 8
CMOS RAM Address Map	4- 9
Real Time Clock Information	4-10
System Expansion Bus	4-

11

Appendix A **OPERATION AND MAINTENANCE**

Static Electricity	A-1
Keeping The System Cool	A-1
Cleaning The `Golden Finger'	A-2
Cleaning The Motherboard	A-2

Appendix B TROUBLESHOOTING

Main Memory Error	B-1
Cache Memory Failure	B-1
Improper Setting of Wait State	B - 2

Appendix C MEMORY EXPANSION CARD LAYOUT

Appendix D SYSTEM BOARD LAYOUT

Chapter 1 Introduction

OCTEK HIPPO III is designed to be a powerful platform for sophisticated software available now and in the future. It contains the most powerful microprocessor 80486 which combines CPU, numeric coprocessor and internal cache memory on a single chip. Incorporated with a highly integrated chipset which consists of an advanced cache controller, OCTEK HIPPO III fully takes advantage of the power of 80486 and provides high performance, reliability and compatibility to the user.

OCTEK HIPPO III supports a large secondary cache memory with a write-back cache controller. Cache size can be 64KB or 256KB. Access to the cache memory can be carried out in the 80486 unique burst mode. Therefore HIPPO III is a perfect choice for CAD/CAM application, file server and other advanced 32-bit computing applications and operating systems. Improved design makes the memory controller more efficient. On board memory can be added up to 32MB.

Fast A20 gate and fast reset generation are incorporated to improve the performance of advanced operation system and expanded memory managers.

Compatibility and reliability are important issues. I/O channel is compatible to standard AT bus and any peripheral may be used. On board POWERGOOD generator is essential to ensure the reliability of the system and is well-designed to work with all power supplies.

Chapter 2 General Features

SPECIFICATION

Processor:

Intel 80486DX, 80486SX or 80487SX CPU with optional WEITEK 4167 Co-processor

Speed:

Turbo/normal speed

I/O Slot:

Compatible to standard AT bus Six 16-bit slots Eight 8-bit slots

Secondary Cache Memory:

64KB or 256KB Direct mapped Write-back cache memory

GENERAL FEATURES

Memory:

Shadow RAM for system and video BIOS Page mode and hidden refresh Flexible configuration SIMM sockets for 256KB, 1MB or 4MB modules Maximum 64MB on board with optional memory expansion card

System Support Functions:

- 8-Channel DMA (Direct Memory Access)
- 16-level interrupt
- 3 programmable timers
- CMOS RAM for system configuration
- Real time clock with battery back-up
- Fast A20 gate and fast reset

Other Features:

- On board POWERGOOD generation
- External battery connector

PROCESSOR

The power of HIPPO III comes from 80486. 80486 is the state-of-art microprocessor which merges many innovative features on a single chip for advanced applications and operation systems. Fabricating with the 1um process, this CPU consists of more than one million transistors. With such high density, this CPU incorporates as many as new features to make itself the most powerful microprocessor.

80486 is a 32-bit microprocessor with 32-bit external data bus and 32-bit external address bus. It not only contain a central processing unit, but also integrates a numeric processor and a four-way set associate cache memory. It is fully binary compatible with 80386 and 80387. All existing software for PC XT/AT can be used on OCTEK HIPPO III. However, due to the new internal architecture, the performance of 80486 is two to four times of 80386.

Cache memory can improve the overall performance of a computer system. Nevertheless, if the cache memory is separated from CPU, CPU still needs to fetch code and data through external bus. That means the data transfer rate should not be too fast so that the external devices are able to keep pace with the CPU. In 80486, the cache controller and cache memory are integrated into the chip. Most of the operations can be carried out inside the CPU, which reduces the bus operations on external data and address bus and thus speeds up the internal execution.

The cache memory is a 8K bytes, 16 bytes line size, four-way set associative configuration. The hit rate of this configuration is much better than 32K bytes two-way set associative external cache because a four-way set associative architecture provides better performance in a multitasking and multi-processor environment.

Bus snooping feature keeps the cache memory consistent with the main memory. When an external processor overwrites the content in the main memory, the corresponding data in the internal cache memory will be invalidated and will be fetched from main memory when CPU reads this data.

If a read miss occurs, the CPU will initiate a burst mode read operation. In burst mode read operation, CPU performs four successive read operations each of which takes only one cycle. Total 128 bits data are fetched into the CPU's internal cache. Since burst mode read operation is very fast, the traffic of the CPU bus is greatly reduced and the bus is available to other bus masters, such as DMA controller.

Reading 128 bits data into CPU will take some times. In order to reduce the delay, the internal cache controller works parallel with CPU. It fetches the data needed by CPU for the present operation and the CPU read cycle is terminated. Then the other data are read into the internal cache memory while CPU is doing something else. This arrangement permits the CPU to run at zero wait state.

By eliminating the access to external bus, operations with the internal cache can be completed in a single cycle. 80386 at least needs two cycles for an operation. To further increase the rate of data transfer inside the CPU, the internal bus of the cache memory is increased to 128 bits, which is four times of the external bus. Since, in most of the time, the CPU is using the internal cache, the large bus size substantially improves the overall performance.

When the CPU writes data to the main memory, the data is first stored in a write buffer. There are four write buffers. When the external bus is idle, data will be sent to the main memory. If all buffers are filled, it can start write operation in burst mode. Since the internal cache is updated immediately, the CPU need not suspend its operation and there is no need to wait for the external device to update the main memory.

Many often-used instructions are executed in a clock cycle and some instructions are modified to take fewer cycles than in 80386. On the contrary, 80386 may take two to three more cycles for the same instruction. The CPU contains an advanced instruction pipeline structure and a 32-byte code queue to speed up the execution.

80486 includes all the functions of 80386 and is able to support sophisticated software and operation systems which are widely employed now. It is able to operate in real mode, protected mode and virtual 8086 mode.

Internal memory management unit provides a flexible addressing scheme for the next generation operation system. Multitasking, concurrent operation and manipulating huge data base can be accomplished with excellent performance. Paging mechanism is employed to allow powerful operating system to implement virtual memory. Each segment is divided into several pages which are 4K bytes per page. Page mechanism is transparent to software and allows software to address 64 terabytes. Furthermore, the 64KB segment boundary which is an barrier of 8088 and 80286 is removed and the segment length can be increased up to 4GB.

The demand for sophisticated, number-crunching scientific and business applications has rapidly increased in recent years. In the past, microprocessor features an integer Arithmetic Logic Unit which only handles simple integer operations such as addition and multiplication. Floating-point operations which are actually utilized by applications must be accomplished through software routines.

To meet the demand of floating-point calculation, a numeric coprocessor is necessary. However, an external coprocessor has been found to be the bottleneck of data transfer. 80486 integrates the coprocessor on chip and thus the data transfer to external bus is eliminated. The on-chip coprocessor is compatible with 80387. It works parallel with other units in the CPU, which results in a better performance of numeric process.

SECONDARY CACHE MEMORY

Although there is 8K bytes internal cache memory inside the CPU, a secondary cache memory is still necessary under some circumstances, such as when running multi-user or multitasking operation systems, or installing several devices with bus master capability. A direct-mapped write-back cache controller is incorporated in HIPPO III 486 and it supports up to 256KB cache memory.

In a single user system, when only DOS is used and few megabytes memory is installed, the internal cache memory is adequate and the performance is still very high.

In a multi-user or multitasking environment, CPU has to switch from one process to another, which involves a large mount of data transfer. The performance to a great extent depends on the data transfer rate. In a 80486 system, a large portion of the internal cache memory has to be updated to the main memory and then the data for another process is retrieved into the cache memory. The low speed main memory will substantially slow down the system.

In order to shorten the time required for switching between processes, a secondary cache memory is needed as a buffer between the slow speed main memory and the internal cache memory of 80486. Wait state is thus eliminated when the CPU reads external data from the secondary cache memory. Furthermore, the secondary cache memory can support the burst mode of 80486. The CPU is able to run at full speed.

Since there is already a 8K bytes cache memory in 80486, a small cache memory, such as 32K bytes, can not substantially improved the performance. On the other hand, the secondary cache should be able to contain a copy of the internal cache memory or more,

which means data of different processes can coexist in the secondary cache memory. So, an optimal size is 128K or 256K bytes and this size is adequate for over 8M bytes main memory.

The secondary cache also helps to reduce the main memory bus utilization. In a system with several devices using bus master for data transfer, the main memory bus will be very bus but all the devices have to share a single memory bus. So, the less the CPU accesses the main memory, the more the external devices is able to use the memory bus.

In HIPPO III, the secondary cache controller is incorporated in the chipset. There is no need to install an external cache controller. A write-back direct-mapped scheme is implemented in HIPPO III. In a direct-mapped cache memory, the cache memory is treated as a buffer for the main memory. The main memory is logically divided into pages which has the size equal to the cache memory size. Each location in the cache memory is directly mapped into the same location in each page of main memory.

Advanced features are incorporated to further improve the overall performance and to support sophisticated 32-bit software. Firstly, the cache controller is able to work in the unique 80486 burst read mode, which results in true zero wait state operation at high speed.

The write policy of the HIPPO III cache controller is write-back. In a cache-based system, the performance is downgraded when there is a lot of write operations because the CPU has to update both cache memory and main memory simultane-ously. In many cache designs, the write operation is buffered, which is called 'post-write'. But it can only buffer a single write operation and wait state is still needed in case of multiple write operations. In 80486 system, since there is already a 8KB cache inside, the external bus operation will be mostly write operation.

In a write-back cache system, the amount of write operations to main memory is minimized. The CPU writes the data to the cache memory if the data on the same location is already in the cache memory. The main memory is not updated yet and the operation completes in a single cycle. So, it implies that writing to the same location need not initiate a main memory write operation. The main memory is only needed to be updated when the data from main memory has to replace the same location in the cache memory.

The advantage of the write-back scheme is that the main memory bus utilization is substantially reduced and hence the main memory bus can be available to other bus master devices in the system. It is very important for high-end computer systems in which several devices have to access the main memory for data transfer.

Two non-cacheable address ranges can be specified. It allows you to protect some partitions of program or the BIOS on the add-on cards. The video

GENERAL FEATURES

BIOS may be individually selected to be cacheable or not. The setup of the non-cacheable address ranges can be easily done in the BIOS setup.

MEMORY SYSTEM

Two banks of DRAMs can be installed on board and two banks are on the memory expansion board. So 16 SIMM modules may be installed on your system and the maximum memory size is up to 64MB. 256KB, 1MB and 4MB DRAM SIMM modules are supported. The DRAM should be fast-page mode DRAM with CAS#-before-RAS# refresh capability.

The memory system provides a flexible memory configuration. Several combinations of DRAM types are allowed. The DRAM type and the memory size are automatically detected by the system BIOS. So, you may easily change the configuration of the system.

The memory controller system supports page mode. The memory is divided into pages with equal size. Successive memory accesses within the same page need not require wait state. Furthermore, a burst line fill mode is implemented. In case of a read miss of cache memory, 16 bytes data will be fetched from main memory to cache memory. Using page mode operation will speed up the line fill operation. To enhance the system performance, shadow RAM mode is supported. In shadow RAM mode, system BIOS and video BIOS contained in low speed memory such as EPROM and ROM are copied into DRAM. Improvement is significant because access to DRAM is mush faster than ROM.

The memory refresh logic is redesigned to improve the system performance and power consumption. In the original PC/AT design, the memory refresh operation will suspend the CPU operation because it has to access the main memory. In a high speed system like HIPPO III, the CPU indeed can process a large amount of operations in the memory refresh period.

By implementing hidden refresh method, the refresh operations for expansion card on the AT bus and for the main memory are separated. To be compatible, the refresh operation for AT bus will not be changed. But the refresh operation for main memory will be carried out individually and will be done when there is no access to main memory. Furthermore, the frequency of the main memory refresh operation may be set to 'normal' or 'slow'. All types of DRAM can be used in `normal' mode. When 'slow' mode is selected, the availability of main memory is increased but the refresh period of DRAM should be longer. Since the refresh period of DRAM from different manufacturers may vary, consult your dealer for detail.

8042 EMULATION

Now, there are many PC designs with a special feature for OS/2 optimization. It is intended to speed up the protected mode switching operation which is done by the slow speed keyboard controller in the original PC design. However, this feature often causes compatibility problem because they use different hardware logic design to bypass the keyboard controller. Thus, the BIOS is needed to be modified to take advantage of it. An application without modification may cause problem.


In HIPPO III, there are some logic designs in the chipset to emulate the keyboard controller. An application can work in the usual way to send commands to keyboard controller, but these commands are in fact interpreted by the chipset. The protected mode switching operation is much faster. There will be no potential problem since modification of software is not needed.

DUAL BUS DESIGN

It is very important that a high speed system should be compatible with existing peripherals without lowering the performance. To be compatible, the I/O slot should run at 8MHz or slower. On the other hand, the rest of the system are running at full speed.

In HIPPO III, a dual bus design is employed. A high speed bus links the CPU, coprocessor, cache memory and main memory. This bus is synchronous with clock of the CPU and the data transfer is 32 bits. Whenever there is a request for transferring data to or from I/O slot, the chipset is responsible for handling the conversion between the bus. The clock rate of the high speed bus will not be reduced, which eliminates many compatibility problem.





GENERAL FEATURES		

THIS PAGE IS INTENTIONALLY LEFT BLANK

Chapter 3 Configuring The System

Important Note: Turn off the power before installing or replacing any component.

INSTALLING MATH COPROCESSOR

Math coprocessor WEITEK 4167 is a PGA devices. Beside the CPU, there is a 144-pin PGA socket. To install Math Coprocessor, be sure to line up pin 1 of the Math coprocessor with pin 1 of the socket as shown below.

CONFIGURING THE SYSTEM

Before installing the Math coprocessor, make sure that all the pins are straight. The pins are very fragile. Once these pins are bent, the coprocessor may be damaged.

The Math coprocessor is automatically detected by the system and the applications. No jumper is needed to be set.

CONFIGURATION OF CACHE MEMORY

Note: if you have any question about the configuration of the cache memory, consult your local dealer. Improper configuration will cause the system malfunction.

When you install external cache memory on board, enter BIOS Setup to enable the external Cache memory. The BIOS will detect the cache memory size automatically and the size will be displayed on the screen before booting.

The external cache memory is either 64KB or 256KB. Eight pieces of SRAM should be installed on U2 to U5 and U11 to U14. JP1, JP7 and JP8 are used for setting up the cache memory. The jumper settings are ignored if cache memory disabled. The jumper settings are illustrated below:

Cache Size	JP1	JP7	JP8
64KB	2-3	2-3	2-3
256KB	1-2	1-2	1-2

For 64KB cache, use 8KX8 SRAM. For 256KB cache, use 32KX8 SRAM. A 64KX1 must be installed on U23. The IC on U21 and U22 may be installed for 64KB and 256KB cache memory

AT BUS Clock Control

JP3 is used to select the AT BUS clock after power up. Upon power up, the AT BUS clock is set to the system speed divided by 4 or 6 according to the jumper setting. The default setting is 2-3 (divided by 4).

JP5	/6	/4
I/O Speed	1-2	2-3

INSTALLING RAM MODULES

OCTEK HIPPO III has eight sockets on board for SIMM modules. Whenever you add memory to the motherboard, install four modules at the same time. Also make sure that the chips on the modules face towards the slot for memory expansion board. The modules should be locked by the sockets. Please check carefully before turning on the power. Otherwise, the system will not work properly.

To install a module, the module edge is angled into the socket's contact and then the module is pivoted into position, where the locking latches will secure it. If the module edge is not completely inserted into the socket, it cannot be pivoted to be in vertical position and should be dragged out and re-inserted again. Do not force the module into the SIMM socket. It will damage the locking latches.

The modules should be locked by the locking latches of the sockets firmly. Please check carefully before turning on the power. Otherwise, the system will not work properly.

If the BIOS reports an memory error or parity error, drag out the modules and insert them again. If the locking latches are damaged, contact your dealer to replace the socket.

CONFIGURATION OF MEMORY

The configuration of the memory is very flexible. There are several combinations of DRAM types you may consider. 256KB, 1MB or 4MB SIMM are acceptable. So, a basic system can be equipped with fewer memory and later more memory can be installed when upgrading the system. There are two banks of DRAM on the motherboard and another two banks on a memory expansion board. The memory size is detected automatically by system BIOS and indicated during memory test after reset. No jumper is needed to be set for the memory size and DRAM type.

To determine what DRAM speed rating should be used depends on the system speed and wait state. The highest performance is accomplished by using zero wait state, but high speed DRAM has to be used. If zero wait state is selected, fast page mode DRAM is needed. The wait state setting is applied to all banks of memory. Therefore make sure to install DRAM with the same speed rating, or accommodate the wait state setting to the slow DRAM type.

Because of the shadow RAM function, the 384KB memory between 640KB to 1MB can not accessed. So, the memory size found by the system BIOS is not equal to the actual memory size. For example, when there is 4MB on board, the BIOS will show 3712KB.

DRAM CONFIGURATION

Bank 0	Bank 1	Bank 2	Bank 3	Total
256K				1M
256K	256K			2M
1M				4M
256K	1M			5M
256K	256K	1M		6M
1M	1M			8M
256K	1M	1M		9M
256K	256K	1M	1M	10M
1M	1M	1M		12M
256K	1M	1M	1M	13M
1M	1M	1M	1M	16M
4M				16M
1M	4M			20M
4M	1M			20M
1M	1M	4M		24M
1M	4M	1M		24M
4M	1M	1M		24M
1M	1M	1M	4M	28M
1M	4M	1M	1M	28M
4M	1M	1M	1M	28M
1M	4M			32M
1M	4M	4M		36M
4M	1M	4M		36M
4M	4M	1M		36M
4M	1M	4M	4M	40M
1M	4M	4M	1M	40M
4M	1M	4M	1M	40M
4M	4M	1M	1M	40M

CONFIGURING THE SYSTEM

4M	4M	4M		46M
1M	4M	4M	4M	52M
4M	1M	4M	4M	52M
4M	4M	4M	1M	52M
4M	4M	4M	4M	64M

CONTROL OF SYSTEM SPEED

System speed can be controlled by keyboard and turbo switch. To change the speed by keyboard, use `-' and `+' of the numeric keypad. Press `Ctrl' `Alt' and `-' for slow speed and press `Ctrl' `Alt' and `+' for fast speed.

Connect P3 to the turbo switch of the case and P4 to the turbo LED of the case. When the turbo mode is selected, the turbo LED of the case will be turned on.

Whenever the system speed is set to be slow by turbo switch, it cannot be changed by the keyboard, and vice versa.

RESET CMOS SETUP INFORMATION

Sometimes, the improper setting of system setup may make the system malfunction. In this case, turn off the power and set JP10 to 1-2 for a while. The internal CMOS status register is reset. Then set the jumper to 2-3 of JP10 and turn on the power. The BIOS finds the CMOS status register is reset and regards the setup information is invalid. So it will prompt you to correct the information.

SYSTEM BOARD JUMPER SETTING

There are several options which allows user to select by hardware switches.

Display Selection

JP9	
1-2	CGA, EGA, VGA
2-3	Monochrome display *

CPU Type

	486DX	486SX	487SX
JP2	1 - 2	2 - 3	1 - 2
JP3	1 - 2	2 - 3	1 - 2
JP4	2 - 3	NO	1 - 2

Note: JP6 is reserved jumper.

SYSTEM BOARD CONNECTORS

Under typical conditions, these connectors should be connected to the indicators and switches of the system unit. The functions of connectors on the motherboard are listed below.

	Description
P1	Hardware reset connector
P2	Speaker connector
Р3	Turbo switch
P4	Turbo LED
P5	Power LED & Ext-lock connector
P6,P7	Power supply connector
P8	External battery connector
KB1	Keyboard connector

Pin assignment of the connector are illustrated as follows:

P1 - Hardware Reset Connector

Pin	Assignment
1	Selection Pin
2	Ground

P2 - Speaker Connector

Pin	Assignment
1	Data out
2	+5 Vdc
3	Ground
4	+5 Vdc

P3 - Turbo Switch Connector

Pin	Assignment
1	Selection Pin
2	Ground

P4 - Turbo LED Connector

Pin	Assignment
1	+5Vdc
2	LED signal

P5 - Power LED & Ext-Lock Connector

Pin	Assignment
1	+5 Vdc
2	Key
3	Ground
4	Keyboard inhibit
5	Ground

P6,P7 - Power Supply Connector

Pin	Assignment
1	POWERGOOD
2	+5 Vdc
3	+12 Vdc
4	-12 Vdc
5	Ground
6	Ground

Pin	Assignment
1	Ground
2	Ground
3	-5 Vdc
4	+5 Vdc
5	+5 Vdc

P8 - External Battery Connector

Pin	Assignment
1	+ Vdc
2	not used
3	Ground
4	Ground

KB1 - Keyboard Connector

Pin	Assignment
1	Keyboard clock
2	Keyboard data
3	Spare
4	Ground
5	+5 Vdc

THIS PAGE IS INTENTIONALLY LEFT BLANK	

Chapter 4 Technical Information

This section provides technical information about OCTEK HIPPO III and is intended for advanced users interested in the basic design and operation of OCTEK HIPPO III.

MEMORY MAPPING

Address	Range	Function
000000- 7FFFFF	000K-512K	System Board Memory (512K)
080000- 09FFFF	512K-640K	System Board Memory (128K)
OAOOOO- OBFFFF	640K-768K	Display Buffer (128K)
0C0000- 0DFFFF	768K-896K	Adaptor ROM / Shadow RAM (128K)
0E0000- 0EFFFF	896K-960K	System ROM / Shadow RAM (64K)
OFOOOO- OFFFFF	960K-1024K	System BIOS ROM / Shadow RAM (64K)
100000- 7FFFFF	1024K-8192K	System Memory
800000- FFFFFF	8192K-16318K	System Memory

I/O ADDRESS MAP

I/O Address Map on System Board

I/O address hex 000 to 0FF are reserved for the system board I/O.

ADDRESS (HEX)	DEVICE	
000-01F	DMA Controller 1, 8237	
020-03F	Interrupt Controller 1, 8259, Master	
040-05F	Timer, 8254	
060-06F	Keyboard Controller	
070-07F	Real Time Clock, NMI (non-maskable interrupt) mask	
080-09F	DMA Page Register, 74LS612	
0A0-0BF	Interrupt Controller 2, 8259	
0C0-0DF	DMA Controller 2, 8237	
0F0	Clear Math Coprocessor Busy	
OF1	Reset Math Coprocessor	
0F8-0FF	Math Coprocessor Port	

I/O address hex 100 to 3FF are available on the I/O channel.

ADDRESS (HEX)	DEVICE			
1F0-1F8	Fixed Disk			
200-207	Game I/O			
278-27F	Parallel Printer Port 2			
2F8-2FF	Serial Port 2			
300-31F	Prototype Card			
360-36F	Reserved			
378-37F	Parallel Printer Port 1			
380-38F	SDLC, bisynchronous 2			
3A0-3AF	Bisynchronous 1			
3B0-3BF	Monochrome Display and Printer Adapter			
3C0-3CF	Reserved			
3D0-3DF	Color Graphics Monitor Adapter			
3F0-3F7	Diskette Controller			
3F8-3FF	Serial Port 1			

SYSTEM TIMERS

OCTEK HIPPO III has three programmable timer/counters controlled by 82C206 and they are defined as channels 0 through 2:

Channel 0	System Timer
Gate 0	Tied on
Clk in 0	1.190 Mhz OSC
Clk out 0	8259 IRQ 0

Channel 1	Refresh Request Generator	
Gate 1	Tied on	
Clk in 1	1.190 Mhz OSC	
Clk out 1	Request Refresh Cycle	

Channel 2	Tone Generation of Speaker
Gate 2	Controlled by bit 0 of port hex 61 PPI bit
Clk in 2	1.190 Mhz OSC
Clk out 2	Used to drive the speaker


Note: Channel 1 is programmed to generate a 15-micro-second period signal.

The 8254 Timer/Counters are treated by system programs as an arrangement of four programmable external I/O ports. Three are treated as counters and the fourth is a control register for mode programming.

SYSTEM INTERRUPTS

Sixteen levels of system interrupts are provided on OCTEK HIPPO III. The following shows the interrupt-level assignments in decreasing priority.

Level			Function
Microprocessor NMI		11	Parity or I/O Channel Check
Interrupt Controllers		rs	CHECK
CTLR 1	CTLR 2	2	
IRQ0 IRQ1 IRQ2		Keybo	Output 0 ard (Output Buffer Full) ıpt from CTLR 2
	IRQ11 IRQ12 IRQ13 IRQ14	Reserv Reserv Copro Fixed Reserv	ved ved cessor Disk Controller
IRQ3 IRQ4 IRQ5 IRQ6 IRQ7		Disket	



DIRECT MEMORY ACCESS (DMA)

OCTEK HIPPO III supports seven DMA channels.

Channel	Function	
0	Spare (8 bit transfer)	
1	SDLC (8 bit transfer)	
2	Floppy Disk (8 bit transfer)	
3	Spare (8 bit transfer)	
4	Cascade for DMA Controller 1	
5	Spare (16 bit transfer)	
6	Spare (16 bit transfer)	
7	Spare (16 bit transfer)	

The following shows the addresses for the page register.

Page Register	I/O Address (HEX)
DMA Channel 0	0087
DMA Channel 1	0083
DMA Channel 2	0081
DMA Channel 3	0082
DMA Channel 5	008B
DMA Channel 6	0089
DMA Channel 7	008A
Refresh	008F

REAL TIME CLOCK AND CMOS RAM

Real time clock and CMOS RAM are contained on board. Real time clock provides the system date and time. CMOS RAM stores system information. Both are backed up by battery and will not lose information after power off. The following page shows the CMOS RAM Address Map.

·____

CMOS RAM ADDRESS MAP

Addresses	Description
00-0D	* Real-time clock information
0E	* Diagnostic status byte
0F	* Shutdown status byte
10	Diskette drive type byte - drives A and B
11	Reserved
12	Fixed disk type byte - drives C and D
13	Reserved
14	Equipment byte
15	Low base memory byte
16	High base memory byte
17	Low expansion memory byte
18	High expansion memory byte
19-2D	Reserved
2E-2F	2-byte CMOS checksum
30	* Low expansion memory byte
31	* High expansion memory byte
32	* Date century byte
33	* Information flags (set during power on)
34-3F	Reserved

REAL TIME CLOCK INFORMATION

The following table describes real-time clock

bytes and specifies their addresses.

Byte	Function	Address
0	Seconds	00
1	Second alarm	01
2	Minutes	02
3	Minute alarm	03
4	Hours	04
5	Hour alarm	05
6	Day of week	06
7	Date of month	07
8	Month	08
9	Year	09
10	Status Register A	0A
11	Status Register B	OB
12	Status Register C	0C
13	Status Register D	0D


SYSTEM EXPANSION BUS

OCTEK HIPPO III provides eight 16-bit slots.

The I/O channel supports:

- * I/O address space from hex 100 to hex 3FF
- * Selection of data access (either 8 or 16 bit)
- * 24 bit memory addresses (16MB)
- * Interrupts
- * DMA channels
- * Memory refresh signal

The following figure shows the pin numbering for I/O channel connectors (A-side and B-side).



The following tables summarize pin assignments for the I/O channel connectors.

I/O Channel (A-Side)

I/O Pin	Signal Name	I/O
A1	-I/O CH CK	1
A2	SD7	1/0
A3	SD6	1/0
A4	SD5	1/0
A5	SD4	1/0
A6	SD3	1/0
A7	SD2	1/0
A8	SD1	1/0
A9	SD0	1/0
A10	-I/O CH RDY	1
A11	AEN	0
A12	SA19	1/0
A13	SA18	1/0
A14	SA17	I/O
A15	SA16	I/O
A16	SA15	I/O
A17	SA14	I/O
A18	SA13	I/O
A19	SA12	1/0
A20	SA11	1/0
A21	SA10	1/0
A22	SA9	1/0
A23	SA8	1/0
A24	SA7	1/0
A25	SA6	1/0

A26	SA5	I/O
A27	SA4	I/O
A28	SA3	I/O
A29	SA2	I/O
A30	SA1	I/O
A31	SA0	1/0

I/O Channel (B-Side)

B1 GND Ground B2 RESET DRV I B3 +5 Vdc Power B4 IRQ9 I B5 -5 Vdc Power B6 DRQ2 I B7 -12 Vdc Power B8 OWS I B9 +12 Vdc Power B10 GND Ground B11 -SMEMW O B12 -SMEMW O B13 -IOW I/O B14 -IOR I/O B15 -DACK3 I B16 DRQ3 O B17 -DACK3 I B18 DRQ1 O B19 -Refresh I/O B20 CLK O B21 IRQ7 I B22 IRQ6 I B23 IRQ5 I B24 IRQ4 I B25 IRQ3 I B26 -DACK2 O B27 <t< th=""><th>I/O Pin</th><th>Signal Name</th><th>I/O</th></t<>	I/O Pin	Signal Name	I/O
B3 +5 Vdc Power B4 IRQ9 I B5 -5 Vdc Power B6 DRQ2 I B7 -12 Vdc Power B8 0WS I B9 +12 Vdc Power B10 GND Ground B11 -SMEMW O B12 -SMEMR O B13 -IOW I/O B14 -IOR I/O B15 -DACK3 I B16 DRQ3 O B17 -DACK1 I B18 DRQ1 O B19 -Refresh I/O B20 CLK O B21 IRQ7 I B22 IRQ6 I B23 IRQ5 I B24 IRQ4 I B25 IRQ3 I B26 -DACK2 O B27 T/C O B28 BALE O	B1	GND	Ground
B4 IRQ9 I B5 -5 Vdc Power B6 DRQ2 I B7 -12 Vdc Power B8 OWS I B9 +12 Vdc Power B10 GND Ground B11 -SMEMW O B12 -SMEMW O B13 -IOW I/O B14 -IOR I/O B15 -DACK3 I B16 DRQ3 O B17 -DACK1 I B18 DRQ1 O B19 -Refresh I/O B20 CLK O B21 IRQ7 I B22 IRQ6 I B23 IRQ5 I B24 IRQ4 I B25 IRQ3 I B26 -DACK2 O B27 T/C O B28 BALE O	B2	RESET DRV	1
B5 -5 Vdc Power B6 DRQ2 I B7 -12 Vdc Power B8 OWS I B9 +12 Vdc Power B10 GND Ground B11 -SMEMW O B11 -SMEMW O B12 -SMEMR O B13 -IOW I/O B14 -IOR I/O B15 -JACK3 I B16 DRQ3 O B17 -DACK3 I B18 DRQ1 O B19 -Refresh I/O B20 CLK O B21 IRQ7 I B22 IRQ6 I B23 IRQ5 I B24 IRQ4 I B25 IRQ3 I B26 -DACK2 O B27 T/C O B28 BALE <t< td=""><td>В3</td><td>+5 Vdc</td><td>Power</td></t<>	В3	+5 Vdc	Power
B6 DRQ2 I B7 -12 Vdc Power B8 OWS I B9 +12 Vdc Power B10 GND Ground B11 -SMEMW O B11 -SMEMW O B12 -SMEMR O B13 -IOW I/O B14 -IOR I/O B15 -DACK3 I B16 DRQ3 O B17 -DACK1 I B18 DRQ1 O B19 -Refresh I/O B20 CLK O B21 IRQ7 I B22 IRQ6 I B23 IRQ5 I B24 IRQ4 I B25 IRQ3 I B26 -DACK2 O B27 T/C O B28 BALE O	B4	IRQ9	1
B7 -12 Vdc Power B8 OWS I B9 +12 Vdc Power B10 GND Ground B11 -SMEMW O B12 -SMEMR O B13 -IOW I/O B14 -IOR I/O B15 -DACK3 I B16 DRQ3 O B17 -DACK1 I B18 DRQ1 O B19 -Refresh I/O B20 CLK O B21 IRQ7 I B22 IRQ6 I B23 IRQ5 I B24 IRQ4 I B25 IRQ3 I B26 -DACK2 O B27 T/C O B28 BALE O	B5	-5 Vdc	Power
B8 OWS I B9 +12 Vdc Power B10 GND Ground B11 -SMEMW O B12 -SMEMR O B13 -IOW I/O B14 -IOR I/O B15 -DACK3 I B16 DRQ3 O B17 -DACK1 I B18 DRQ1 O B19 -Refresh I/O B20 CLK O B21 IRQ7 I B22 IRQ6 I B23 IRQ5 I B24 IRQ4 I B25 IRQ3 I B26 -DACK2 O B27 T/C O B28 BALE O	B6	DRQ2	1
B9 +12 Vdc Power B10 GND Ground B11 -SMEMW O B12 -SMEMR O B13 -IOW I/O B14 -IOR I/O B15 -DACK3 I B16 DRQ3 O B17 -DACK1 I B18 DRQ1 O B19 -Refresh I/O B20 CLK O B21 IRQ7 I B22 IRQ6 I B23 IRQ5 I B24 IRQ4 I B25 IRQ3 I B26 -DACK2 O B27 T/C O B28 BALE O	B7	-12 Vdc	Power
B10 GND Ground B11 -SMEMW O B12 -SMEMR O B13 -IOW I/O B14 -IOR I/O B15 -DACK3 I B16 DRQ3 O B17 -DACK1 I B18 DRQ1 O B19 -Refresh I/O B20 CLK O B21 IRQ7 I B22 IRQ6 I B23 IRQ5 I B24 IRQ4 I B25 IRQ3 I B26 -DACK2 O B27 T/C O B28 BALE O	B8	0WS	I
B11 -SMEMW O B12 -SMEMR O B13 -IOW I/O B14 -IOR I/O B15 -DACK3 I B16 DRQ3 O B17 -DACK1 I B18 DRQ1 O B19 -Refresh I/O B20 CLK O B21 IRQ7 I B22 IRQ6 I B23 IRQ5 I B24 IRQ4 I B25 IRQ3 I B26 -DACK2 O B27 T/C O B28 BALE O	В9	+12 Vdc	Power
B12 -SMEMR O B13 -IOW I/O B14 -IOR I/O B15 -DACK3 I B16 DRQ3 O B17 -DACK1 I B18 DRQ1 O B19 -Refresh I/O B20 CLK O B21 IRQ7 I B22 IRQ6 I B23 IRQ5 I B24 IRQ4 I B25 IRQ3 I B26 -DACK2 O B27 T/C O B28 BALE O	B10	GND	Ground
B13 -IOW I/O B14 -IOR I/O B15 -DACK3 I B16 DRQ3 O B17 -DACK1 I B18 DRQ1 O B19 -Refresh I/O B20 CLK O B21 IRQ7 I B22 IRQ6 I B23 IRQ5 I B24 IRQ4 I B25 IRQ3 I B26 -DACK2 O B27 T/C O B28 BALE O	B11	-SMEMW	0
B14 -IOR I/O B15 -DACK3 I B16 DRQ3 O B17 -DACK1 I B18 DRQ1 O B19 -Refresh I/O B20 CLK O B21 IRQ7 I B22 IRQ6 I B23 IRQ5 I B24 IRQ4 I B25 IRQ3 I B26 -DACK2 O B27 T/C O B28 BALE O	B12	-SMEMR	0
B15 -DACK3 I B16 DRQ3 O B17 -DACK1 I B18 DRQ1 O B19 -Refresh I/O B20 CLK O B21 IRQ7 I B22 IRQ6 I B23 IRQ5 I B24 IRQ4 I B25 IRQ3 I B26 -DACK2 O B27 T/C O B28 BALE O	B13	-IOW	I/O
B16 DRQ3 O B17 -DACK1 I B18 DRQ1 O B19 -Refresh I/O B20 CLK O B21 IRQ7 I B22 IRQ6 I B23 IRQ5 I B24 IRQ4 I B25 IRQ3 I B26 -DACK2 O B27 T/C O B28 BALE O	B14	-IOR	I/O
B17 -DACK1 I B18 DRQ1 O B19 -Refresh I/O B20 CLK O B21 IRQ7 I B22 IRQ6 I B23 IRQ5 I B24 IRQ4 I B25 IRQ3 I B26 -DACK2 O B27 T/C O B28 BALE O	B15	-DACK3	I
B18 DRQ1 O B19 -Refresh I/O B20 CLK O B21 IRQ7 I B22 IRQ6 I B23 IRQ5 I B24 IRQ4 I B25 IRQ3 I B26 -DACK2 O B27 T/C O B28 BALE O	B16	DRQ3	0
B19 -Refresh I/O B20 CLK O B21 IRQ7 I B22 IRQ6 I B23 IRQ5 I B24 IRQ4 I B25 IRQ3 I B26 -DACK2 O B27 T/C O B28 BALE O	B17	-DACK1	I
B20 CLK O B21 IRQ7 I B22 IRQ6 I B23 IRQ5 I B24 IRQ4 I B25 IRQ3 I B26 -DACK2 O B27 T/C O B28 BALE O	B18	DRQ1	0
B21 IRQ7 I B22 IRQ6 I B23 IRQ5 I B24 IRQ4 I B25 IRQ3 I B26 -DACK2 O B27 T/C O B28 BALE O	B19	-Refresh	1/0
B22 IRQ6 I B23 IRQ5 I B24 IRQ4 I B25 IRQ3 I B26 -DACK2 O B27 T/C O B28 BALE O	B20	CLK	0
B23 IRQ5 I B24 IRQ4 I B25 IRQ3 I B26 -DACK2 O B27 T/C O B28 BALE O	B21	IRQ7	I
B24 IRQ4 I B25 IRQ3 I B26 -DACK2 O B27 T/C O B28 BALE O	B22	IRQ6	I
B25 IRQ3 I B26 -DACK2 O B27 T/C O B28 BALE O	B23	IRQ5	I
B26 -DACK2 O B27 T/C O B28 BALE O	B24	IRQ4	1
B27 T/C O B28 BALE O	B25	IRQ3	1
B28 BALE O	B26	-DACK2	0
	B27	T/C	0
B29 +5 Vdc Power	B28	BALE	0
	B29	+5 Vdc	Power

B30	OSC	0
B31	GND	Ground

I/O Channel (C-Side)

I/O Pin	Signal Name	1/0
C1	SBHE	1/0
C2	LA23	1/0
C3	LA22	1/0
C4	LA21	1/0
C5	LA20	1/0
C6	LA19	1/0
C7	LA18	1/0
C8	LA17	1/0
C9	-MEMR	1/0
C10	-MEMW	1/0
C11	SD8	1/0
C12	SD9	1/0
C13	SD10	1/0
C14	SD11	1/0
C15	SD12	1/0
C16	SD13	1/0
C17	SD14	1/0
C18	SD15	1/0

I/O Channel (D-Side)

I/O Pin	Signal Name	1/0
D1	-MEM CS16	1
D2	-I/O CS16	1
D3	IRQ10	1
D4	IRQ11	1
D5	IRQ12	1
D6	IRQ15	1
D7	IRQ14	1
D8	-DACK0	0
D9	DRQ0	1
D10	-DACK5	0
D11	DRQ5	1
D12	-DACK6	0
D13	DRQ6	1
D14	-DACK7	0
D15	DRQ7	1
D16	+5 Vdc	Power
D17	-MASTER	1
D18	GND	Ground

THIS PAGE IS INTENTIONALLY LEFT BLANK

Appendix A Operation and Maintenance

STATIC ELECTRICITY

When installing or removing any add-on card, DRAM module or coprocessor, you should discharge the static electricity on your body. Static electricity is dangerous to electronic device and can build-up on your body. When you touch the add-on card or motherboard, it is likely to damage the device. To discharge the static electricity, touch the metal of your computer. When handling the add-on card, don't contact the components on the cards or their "golden finger". Hold the cards by their edges.

KEEPING THE SYSTEM COOL

The motherboard contains many high-speed components and they will generate heat during operation. Other add-on cards and hard disk drive can also produce a lot of heat. The temperature inside the computer system may be very high. In order to keep the system running stably, the temperature must be kept at a low level. A easy way to do this is to keep the cool air circulating inside the case. The power supply contains a fan to blow air out of the case. If you find that the temperature is still very high, it would be better to install another fan inside the case. Using a larger case is recommended if there are a number of add-on cards and disk drives in the system.

CLEANING THE "GOLDEN FINGER"

Whenever inserting an add-on card to the motherboard, make sure that there is no dirt on the "golden finger" of the add-on card. If not, the contact between the "golden finger" and the slot may be poor and thus the add-on card may not work properly. Use a pencil eraser to clean the "golden finger" if dirt is found.

CLEANING THE MOTHERBOARD

The computer system should be kept clean. Dust and dirt is harmful to electronic devices. To prevent dust from accumulating on the mother-board, installing all mounting plates on the rear of the case. Regularly examine your system, and if necessary, vacuum the interior of the system with a miniature vacuum.

Appendix B Troubleshooting

MAIN MEMORY ERROR

After power up, the monitor remains blank, and there are beep sounds indicating a main memory failure. In this case, turn off the power and remove all SIMM modules. Carefully place the modules back to the sockets and make sure that all the modules are locked by the locking latches firmly.

In some other cases, the total memory found by the BIOS is different from the actual amount of memory on board. (Note that 128K bytes memory is reserved for the shadow RAM function and will not be counted by the BIOS). It is also a memory failure and you can follow the instruction above.

CACHE MEMORY FAILURE

If the system hangs after memory test, it is likely that the cache memory has some problems when the secondary cache memory card is installed. Maybe some of the SRAMs are damaged or the contact of the IC pins is poor. Try to press the SRAM to make sure that the SRAMs are inserted in the sockets, or examine the SRAM to see whether any pins are bent under or out. If the bent pins are found, remove the SRAM, straighten the pin and place the SRAM again. You may also check the BIOS setup of the cache configuration. If the cache controller is enabled, you should select chipset's cache controller. Otherwise, the system will fail.

IMPROPER SETTING OF WAIT STATE

If the system hangs after memory test, another possible cause is the improper setting of the wait state for memory operation. The number of wait state must match the speed of the DRAM. Reset the CMOS RAM and set up the wait state. Try to increase the number of wait state.

Appendix C Memory Expansion Card Layout

Summary of Jumper Setting

Cache Size	JP1	JP7	JP8
64KB	2 - 3	2-3	2-3
256KB	1-2	1-2	1-2

	486DX	486SX	487SX
JP2	1 - 2	2 - 3	1 - 2
JP3	1 - 2	2 - 3	1 - 2
JP4	2 - 3	NO	1 - 2

JP5	/6	/4
I/O Speed	1-2	2-3

Reserved	
JP6	1-2

JP9	
1-2	CGA, EGA, VGA
2-3	Monochrome display *

Reset Setup	Reset	Normal
JP10	1-2	2-3

Appendix D System Board Layout