

Intel® Desktop Board DP55WB

Technical Product Specification

September 2009 Order Number: E70716-001US

The Intel[®] Desktop Board DP55WB may contain design defects or errors known as errata that may cause the product to deviate from published specifications. Current characterized errata are documented in the Intel Desktop Board DP55WB Specification Update.

Revision History

| Revision | Revision History | Date |
|----------|--|----------------|
| -001 | First release of the Intel® Desktop Board DP55WB Technical Product Specification | September 2009 |

This product specification applies to only the standard Intel[®] Desktop Board DP55WB with BIOS identifier WBIBX10J.86A.

Changes to this specification will be published in the Intel Desktop Board DP55WB Specification Update before being incorporated into a revision of this document.

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. UNLESS OTHERWISE AGREED IN WRITING BY INTEL, THE INTEL PRODUCTS ARE NOT DESIGNED NOR INTENDED FOR ANY APPLICATION IN WHICH THE FAILURE OF THE INTEL PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJURY OR DEATH MAY OCCUR.

All Intel® desktop boards are evaluated as Information Technology Equipment (I.T.E.) for use in personal computers (PC) for installation in homes, offices, schools, computer rooms, and similar locations. The suitability of this product for other PC or embedded non-PC applications or other environments, such as medical, industrial, alarm systems, test equipment, etc. may not be supported without further evaluation by Intel.

Intel Corporation may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Intel desktop boards may contain design defects or errors known as errata, which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation P.O. Box 5937 Denver, CO 80217-9808

or call in North America 1-800-548-4725, Europe 44-0-1793-431-155, France 44-0-1793-421-777, Germany 44-0-1793-421-333, other Countries 708-296-9333.

Intel, Core i7, and Core i5 are registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

* Other names and brands may be claimed as the property of others.

Copyright © 2009, Intel Corporation. All rights reserved.

Preface

This Technical Product Specification (TPS) specifies the board layout, components, connectors, power and environmental requirements, and the BIOS for the Intel® Desktop Board DP55WB.

Intended Audience

The TPS is intended to provide detailed, technical information about the Intel Desktop Board DP55WB and its components to the vendors, system integrators, and other engineers and technicians who need this level of information. It is specifically not intended for general audiences.

What This Document Contains

| Chapter | Description | |
|---------|--|--|
| 1 | A description of the hardware used on the Intel Desktop Board DP55WB | |
| 2 | A map of the resources of the Intel Desktop Board | |
| 3 | The features supported by the BIOS Setup program | |
| 4 | A description of the BIOS error messages, beep codes, and POST codes | |
| 5 | Regulatory compliance and battery disposal information | |

Typographical Conventions

This section contains information about the conventions used in this specification. Not all of these symbols and abbreviations appear in all specifications of this type.

Notes, Cautions, and Warnings



NOTE

Notes call attention to important information.



A CAUTION

Cautions are included to help you avoid damaging hardware or losing data.

Other Common Notation

| # | Used after a signal name to identify an active-low signal (such as USBP0#) |
|---------|--|
| GB | Gigabyte (1,073,741,824 bytes) |
| GB/s | Gigabytes per second |
| Gb/s | Gigabits per second |
| KB | Kilobyte (1024 bytes) |
| Kbit | Kilobit (1024 bits) |
| kbits/s | 1000 bits per second |
| MB | Megabyte (1,048,576 bytes) |
| MB/s | Megabytes per second |
| Mbit | Megabit (1,048,576 bits) |
| Mbits/s | Megabits per second |
| xxh | An address or data value ending with a lowercase h indicates a hexadecimal value. |
| x.x V | Volts. Voltages are DC unless otherwise specified. |
| * | This symbol is used to indicate third-party brands and names that are the property of their respective owners. |
| | • |

Contents

| 1 | Product Description | | | |
|---|---------------------|---------|---|----|
| | 1.1 | Overvie | - BW | ç |
| | | 1.1.1 | Feature Summary | |
| | | 1.1.2 | Board Layout | |
| | | 1.1.3 | Block Diagram | |
| | 1.2 | Legacy | Considerations | |
| | 1.3 | | Support | |
| | | | 50r | |
| | | | n Memory | |
| | | 1.5.1 | Memory Configurations | |
| | 1.6 | | P55 Express Chipset | |
| | | | USB | |
| | | 1.6.2 | SATA Interfaces | |
| | 1.7 | - | me Clock Subsystem | |
| | 1.8 | | Subsystem | |
| | | 1.8.1 | Audio Subsystem Software | |
| | | 1.8.2 | Audio Connectors and Headers | |
| | | 1.8.3 | 6-Channel (5.1) Audio Subsystem | |
| | 1.9 | | ıbsystem | |
| | 1.5 | 1.9.1 | Intel® 82578DC Gigabit Ethernet Controller | |
| | | 1.9.2 | LAN Subsystem Software | |
| | | 1.9.3 | RJ-45 LAN Connector with Integrated LEDs | 23 |
| | 1.10 | | are Management Subsystem | |
| | | | Hardware Monitoring and Fan Control | |
| | | 1.10.2 | _ | |
| | | _ | Chassis Intrusion and Detection | |
| | | | Thermal Monitoring | |
| | 1.11 | | Management | |
| | | | ACPI | |
| | | 1.11.2 | | |
| | | | ENERGY STAR*, E-Standby, and ErP Compliance | |
| _ | _ | | • | |
| 2 | | | I Reference | |
| | 2.1 | Memor | y Resources | 35 |
| | | 2.1.1 | Addressable Memory | 35 |
| | | 2.1.2 | Memory Map | |
| | 2.2 | Connec | ctors and Headers | 37 |
| | | 2.2.1 | Back Panel Connectors | 38 |
| | | 2.2.2 | Component-side Connectors and Headers | 39 |
| | 2.3 | Jumper | - Block | |
| | | | nical Considerations | |
| | | | Form Factor | |

Intel Desktop Board DP55WB Technical Product Specification

| | 2.5 | Electrical Considerations | 52 |
|---|------|--|-----|
| | | 2.5.1 Power Supply Considerations | |
| | | 2.5.2 Fan Header Current Capability | |
| | | 2.5.3 Add-in Board Considerations | |
| | 2.6 | Thermal Considerations | |
| | | Reliability | |
| | 2.8 | Environmental | 56 |
| 3 | Ove | erview of BIOS Features | |
| | | Introduction | 57 |
| | 3.2 | BIOS Flash Memory Organization | 50 |
| | | | |
| | 3.3 | 3.3.1 PCI Autoconfiguration | |
| | 3.4 | | |
| | | System Management BIOS (SMBIOS)Legacy USB Support | |
| | 3.6 | BIOS Updates | |
| | 3.0 | | |
| | | 3.6.1 Language Support | |
| | 27 | BIOS Recovery | |
| | | Boot Options | |
| | 5.6 | 3.8.1 CD-ROM Boot | |
| | | 3.8.2 Network Boot | |
| | | 3.8.3 Booting Without Attached Devices | |
| | | 3.8.4 Changing the Default Boot Device During POST | |
| | 3 0 | Adjusting Boot Speed | |
| | 3.5 | 3.9.1 Peripheral Selection and Configuration | |
| | | 3.9.2 BIOS Boot Optimizations | |
| | 2 10 | BIOS Security Features | |
| | | BIOS Performance Features | |
| | 5.11 | DIOS Ferrormance reacures | U.J |
| 4 | Err | or Messages and Beep Codes | |
| | 4.1 | Speaker | 67 |
| | | BIOS Beep Codes | |
| | | Front-panel Power LED Blink Codes | |
| | | BIOS Error Messages | |
| | | Port 80h POST Codes | |
| _ | D | | |
| 5 | | gulatory Compliance and Battery Disposal Information | |
| | 5.1 | Regulatory Compliance | |
| | | 5.1.1 Safety Standards | |
| | | 5.1.2 European Union Declaration of Conformity Statement | |
| | | 5.1.3 Product Ecology Statements | |
| | | 5.1.4 EMC Regulations | |
| | | 5.1.5 Product Certification Markings (Board Level) | |
| | 5.2 | Battery Disposal Information | 83 |

| Figur | es | |
|--------------|--|----|
| 1 | Major Board Components | 11 |
| 2 | Block Diagram | 13 |
| 3 | Memory Channel and DIMM Configuration | 17 |
| 4 | Back Panel Audio Connectors | 21 |
| 5 | LAN Connector LED Locations | |
| 6 | Thermal Sensors and Fan Headers | |
| 7 | Location of the Standby Power LED | |
| 8 | Detailed System Memory Address Map | |
| 9 | Back Panel Connectors | |
| 10 | Component-side Connectors and Headers | |
| 11 | Connection Diagram for Front Panel Header | |
| 12 | Connection Diagram for Front Panel USB Headers | |
| 13 | Connection Diagram for Front Panel USB Header (with Intel Z-U130 | |
| | USB Solid-State Drive, or Compatible Device, Support) | 47 |
| 14 | Connection Diagram for IEEE 1394a Header | 48 |
| 15 | Location of the Jumper Block | |
| 16 | Board Dimensions | |
| 17 | Localized High Temperature Zones | |
| _, | | |
| - | | |
| Table | | |
| 1. | Feature Summary | 9 |
| 2. | Components Shown in Figure 1 | |
| 3. | Supported Memory Configurations | |
| 4. | Audio Jack Support | |
| 5. | LAN Connector LED States | |
| 6. | Effects of Pressing the Power Switch | |
| 7. | Power States and Targeted System Power | |
| 8. | Wake-up Devices and Events | |
| 9. | System Memory Map | |
| 10. | Component-side Connectors and Headers Shown in Figure 10 | |
| 11. | IEEE 1394a Header | |
| 12. | Front Panel Audio Header for Intel HD Audio | |
| 13. | Front Panel Audio Header for AC '97 Audio | |
| 14. | SATA Connectors | |
| 15. | S/PDIF Header | |
| 16. | Chassis Intrusion Header | |
| 17. | Processor, Front, and Rear Chassis (4-Pin) Fan Headers | |
| 18. | Processor Core Power Connector | |
| 19. | Main Power Connector | |
| 20. | Front Panel Header | |
| 21. | States for a One-Color Power LED | |
| 22. | States for a Two-Color Power LED | |
| 23. | BIOS Setup Configuration Jumper Settings | |
| 24. | Recommended Power Supply Current Values | |
| 25. | Fan Header Current Capability | 53 |

Intel Desktop Board DP55WB Technical Product Specification

| 26. | Thermal Considerations for Components | 55 |
|-----|---|----|
| 27. | Environmental Specifications | 56 |
| 28. | BIOS Setup Program Menu Bar | 58 |
| 29. | BIOS Setup Program Function Keys | 58 |
| 30. | Acceptable Drives/Media Types for BIOS Recovery | 61 |
| 31. | Boot Device Menu Options | 62 |
| | Supervisor and User Password Functions | |
| 33. | BIOS Beep Codes | 67 |
| | Front-panel Power LED Blink Codes | |
| 35. | BIOS Error Messages | 68 |
| 36. | Port 80h POST Code Ranges | 69 |
| 37. | Port 80h POST Codes | 70 |
| 38. | Typical Port 80h POST Sequence | 73 |
| | Safety Standards | |
| | Lead-Free Board Markings | |
| 41. | EMC Regulations | 81 |
| | Product Certification Markings | |

1 Product Description

1.1 Overview

1.1.1 Feature Summary

Table 1 summarizes the major features of the board.

Table 1. Feature Summary

| Form Factor | MicroATX (9.60 inches by 9.60 inches [243.84 millimeters by 243.84 millimeters]) | |
|---|--|--|
| Processor | Intel [®] Core [™] i7 and Core i5 processors in an LGA1156 socket | |
| | One PCI Express* 2.0 x16 Graphics interface | |
| | Integrated memory controller with dual channel DDR3 memory support | |
| Memory | Four 240-pin DDR3 SDRAM Dual Inline Memory Module (DIMM) sockets | |
| | Support for DDR3 1333 MHz and DDR3 1066 MHz DIMMs | |
| | Support for 1 Gb and 2 Gb memory technology | |
| | Support for up to 16 GB of system memory with four DIMMs using 2 Gb memory technology | |
| | Support for non-ECC memory | |
| | Support for 1.35 V low voltage JEDEC memory | |
| Chipset | Intel® P55 Express Chipset consisting of the Intel® P55 Express Platform Controller Hub (PCH) | |
| Audio | 5.1+2-channel audio subsystem using the Realtek* ALC888-VC2-GR audio codec | |
| Peripheral | Fourteen USB 2.0 ports: | |
| Interfaces | Eight ports are implemented with stacked back panel connectors | |
| | Six front panel ports implemented through three internal headers; one header supports an Intel[®] Z-U130 USB Solid-State Drive (or compatible device) | |
| | • Six internal Serial ATA (SATA) 3.0 Gb/s interfaces through Intel P55 Express Chipset with Intel Matrix Storage Technology RAID support | |
| | Two IEEE 1394a ports: | |
| | One port via a back panel connector | |
| | One port via an internal header for front panel cabling | |
| BIOS | Intel® BIOS resident in the SPI Flash device | |
| | • Support for Advanced Configuration and Power Interface (ACPI), Plug and Play, and SMBIOS | |
| Instantly Available • Support for PCI* Local Bus Specification Revision 2.2 | | |
| PC Technology | Support for PCI Express* Revision 2.0 | |
| | Suspend to RAM support | |
| | Wake on PCI, PCI Express, LAN, front panel, and USB ports | |
| LAN Support | Gigabit (10/100/1000 Mbits/s) LAN subsystem using the Intel [®] 82578DC Gigabit Ethernet Controller | |

continued

Intel Desktop Board DP55WB Technical Product Specification

 Table 1. Feature Summary (continued)

| Expansion Capabilities | One PCI Express 2.0 x16 bus add-in card connector Two PCI Express 2.0 x1 bus add-in card connectors One PCI conventional bus connector |
|-------------------------------|--|
| Hardware Monitor Subsystem | Hardware monitoring and fan control ASIC Heceta 6P Voltage sense to detect out of range power supply voltages Thermal sense to detect out of range thermal values Three fan headers using Heceta 6P fan speed control Three fan sense inputs used to monitor fan activity Fan speed control using voltage control (4-pin fan headers front, rear, and processor) with selectable support in BIOS for 3 wire fans Support for Platform Environmental Control Interface (PECI) |

1.1.2 Board Layout

Figure 1 shows the location of the major components on Intel Desktop Board DP55WB.




Figure 1. Major Board Components

Intel Desktop Board DP55WB Technical Product Specification

Table 2 lists the components identified in Figure 1.

Table 2. Components Shown in Figure 1

| Item/callout from Figure 1 | Description | |
|----------------------------|--|--|
| Α | PCI Conventional bus add-in card connector | |
| В | Front panel audio header | |
| С | PCI Express x1 bus add-in card connector | |
| D | PCI Express x1 bus add-in card connector | |
| E | PCI Express x16 bus add-in card connector | |
| F | Back panel connectors | |
| G | Rear chassis fan header | |
| Н | Processor fan header | |
| I | Processor core power connector (2 x 2) | |
| J | LGA1156 processor socket | |
| K | DIMM Channel A sockets (2) | |
| L | DIMM Channel B sockets (2) | |
| М | +5 V Standby Power Indicator LED | |
| N | Main power connector (2 x 12) | |
| 0 | Front panel header | |
| Р | Front chassis fan header | |
| Q | Battery | |
| R | Alternate front panel power LED header | |
| S | BIOS Setup configuration jumper block | |
| Т | Piezo Speaker | |
| U | SATA connectors | |
| V | Front panel USB headers (3) | |
| W | Intel P55 Express Chipset | |
| X | Chassis intrusion header | |
| Υ | IEEE 1394a front panel header | |
| Z | S/PDIF out header | |

1.1.3 Block Diagram

Figure 2 is a block diagram of the major functional areas of the board.




Figure 2. Block Diagram

1.2 Legacy Considerations

This board differs from other Intel Desktop Board products, with specific changes including (but not limited to) the following:

- No parallel port connector
- No floppy drive connector
- No serial port connector or header
- No PS/2 connectors
- No PATA connector

1.3 **Online Support**

| To find information about | Visit this World Wide Web site: | |
|---|--|--|
| Intel Desktop Board DP55WB | http://www.intel.com/products/motherboard/DP55WB/index.htm | |
| Desktop Board Support | http://support.intel.com/support/motherboards/desktop | |
| Available configurations for the Intel Desktop Board DP55WB | http://www.intel.com/products/motherboard/DP55WB/index.htm | |
| Supported processors | http://processormatch.intel.com | |
| Chipset information | http://www.intel.com/products/desktop/chipsets/index.htm | |
| BIOS and driver updates | http://downloadcenter.intel.com | |
| Tested memory | http://support.intel.com/support/motherboards/desktop/sb/CS-025414.htm | |
| Integration information | http://www.intel.com/support/go/buildit | |

1.4 **Processor**

The board is designed to support the Intel Core i7 and Core i5 processors in an LGA1156 socket

Other processors may be supported in the future. This board is designed to support processors with a maximum wattage of 95 W Thermal Design Power (TDP). The processors listed above are only supported when falling within the wattage requirements of the Intel Desktop Board DP55WB. See the Intel web site listed below for the most up-to-date list of supported processors.

| For information about | Refer to: |
|-----------------------|---------------------------------|
| Supported processors | http://processormatch.intel.com |



A CAUTION

Use only the processors listed on the web site above. Use of unsupported processors can damage the board, the processor, and the power supply.



NOTE

This board has specific requirements for providing power to the processor. Refer to Section 2.5.1 on page 52 for information on power supply requirements for this board.

1.5 System Memory

The board has four DIMM sockets and supports the following memory features:

- 1.5 V DDR3 SDRAM DIMMs with gold plated contacts, with the option to raise the voltage to support higher performance DDR3 SDRAM DIMMs.
- Support for 1.35V Low Voltage DDR3 (New JEDEC Specification)
- Two independent memory channels with interleaved mode support
- Unbuffered, single-sided or double-sided DIMMs with the following restriction: Double-sided DIMMs with x16 organization are not supported.
- 16 GB maximum total system memory (with 2 Gb memory technology). Refer to Section 2.1.1 on page 35 for information on the total amount of addressable memory.
- Minimum recommended total system memory: 512 MB
- Non-ECC DIMMs
- Serial Presence Detect
- DDR3 1333 MHz, and DDR3 1066 MHz SDRAM DIMMs



NOTE

To be fully compliant with all applicable DDR SDRAM memory specifications, the board should be populated with DIMMs that support the Serial Presence Detect (SPD) data structure. This allows the BIOS to read the SPD data and program the chipset to accurately configure memory settings for optimum performance. If non-SPD memory is installed, the BIOS will attempt to correctly configure the memory settings, but performance and reliability may be impacted or the DIMMs may not function under the determined frequency.

Table 3 lists the supported DIMM configurations.

Table 3. Supported Memory Configurations

| DIMM Capacity | Configuration (Note) | SDRAM Density | SDRAM Organization Front-side/Back-side | Number of SDRAM Devices |
|------------------|----------------------|------------------|--|----------------------------|
| 512MB | SS | 1 Gbit | 64M x 16/empty | 4 |
| 1024 MB | SS | 1 Gbit | 128 M x 8/empty | 8 |
| 2048 MB | SS | 2 Gbit | 256 M x 8/empty | 8 |
| 4096 MB | DS | 2 Gbit | 256 M x8/256 M x 8 | 16 |

Note: "DS" refers to double-sided memory modules (containing two rows of SDRAM) and "SS" refers to single-sided memory modules (containing one row of SDRAM).

| For information about | Refer to: |
|-----------------------|---|
| Tested Memory | http://support.intel.com/support/motherboards/desktop/sb/ |
| | <u>CS-025414.htm</u> |

1.5.1 Memory Configurations

The Intel Core i7 and Core i5 processors in the LGA1156 socket support the following types of memory organization:

- **Dual channel (Interleaved) mode**. This mode offers the highest throughput for real world applications. Dual channel mode is enabled when the installed memory capacities of both DIMM channels are equal. Technology and device width can vary from one channel to the other but the installed memory capacity for each channel must be equal. If different speed DIMMs are used between channels, the slowest memory timing will be used.
- **Single channel (Asymmetric) mode**. This mode is equivalent to single channel bandwidth operation for real world applications. This mode is used when only a single DIMM is installed or the memory capacities are unequal. Technology and device width can vary from one channel to the other. If different speed DIMMs are used between channels, the slowest memory timing will be used.

| | For information about | |
|-------|-------------------------------|--|
| o/cs- | Memory Configuration Examples | |
| _ | Memory Configuration Examples | |

OM21682




Figure 3 illustrates the memory channel and DIMM configuration.

Figure 3. Memory Channel and DIMM Configuration



NOTE

The Intel P55 Express Chipset requires memory to be populated in the Channel A, DIMM 0 socket.

For best memory performance always install memory into the blue DIMM memory sockets if only installing two DIMMs in your configuration.

1.6 Intel[®] P55 Express Chipset

Intel P55 Express Chipset with Direct Media Interface (DMI) interconnect provides interfaces to the processor and the USB, SATA, LPC, LAN, PCI, PCIe interfaces. The Intel P55 Express Chipset is a centralized controller for the board's I/O paths.

| For information about | Refer to | |
|-------------------------------|--|--|
| The Intel P55 chipset | http://www.intel.com/products/desktop/chipsets/index.htm | |
| Resources used by the chipset | Chapter 2 | |

1.6.1 USB

The board supports up to 14 USB 2.0 ports, via two Enhanced Host Controller Interface (EHCI) host controllers that support USB high-speed signaling. High-speed USB 2.0 allows data transfers up to 480 Mb/s which is 40 times faster than full-speed USB.

The Intel P55 Express Chipset provides the USB controller for all ports. The port arrangement is as follows:

- Eight ports are implemented with stacked back panel connectors
- Six front panel ports implemented through three internal headers

All 14 USB ports are high-speed, full-speed, and low-speed capable.



NOTES

One of the front panel USB headers supports an Intel Z-U130 USB Solid-State Drive (or compatible device).

Computer systems that have an unshielded cable attached to a USB port may not meet FCC Class B requirements, even if no device is attached to the cable. Use shielded cable that meets the requirements for full-speed devices.

| For information about | Refer to | |
|--|--------------------|--|
| The location of the USB connectors on the back panel | Figure 9, page 38 | |
| The location of the front panel USB headers | Figure 10, page 39 | |

1.6.2 SATA Interfaces

The board provides six internal SATA connectors through the Intel P55 Express Chipset, which support one device per connector.

The Intel P55 Express Chipset provides independent SATA ports with a theoretical maximum transfer rate of 3 Gb/s per port. One device can be installed on each port for a maximum of six SATA devices. A point-to-point interface is used for host to device connections, unlike Parallel ATA (PATA) IDE which supports a master/slave configuration and two devices per channel.

For compatibility, the underlying SATA functionality is transparent to the operating system. The SATA controller can operate in both legacy and native modes. In legacy mode, standard IDE I/O and IRQ resources are assigned (IRQ 14 and 15). In Native mode, standard PCI Conventional bus resource steering is used. Native mode is the preferred mode for configurations using the Windows* XP and Windows Vista* and Windows* 7 operating systems.



NOTE

Many SATA drives use new low-voltage power connectors and require adapters or power supplies equipped with low-voltage power connectors.

For more information, see: http://www.serialata.org/.

| For information about | Refer to |
|-------------------------------------|--------------------|
| The location of the SATA connectors | Figure 10, page 39 |

1.6.2.1 SATA RAID

The board supports Intel Matrix Storage Technology which provides the following RAID (Redundant Array of Independent Drives) levels via the Intel P55 Express Chipset:

- RAID 0 data striping
- RAID 1 data mirroring
- RAID 0+1 (or RAID 10) data striping and mirroring
- **RAID 5** distributed parity



NOTE

In order to use supported RAID features, you must first enable RAID in the BIOS. Also, during Microsoft Windows XP installation, you must press F6 to install the RAID drivers. See your Microsoft Windows XP documentation for more information about installing drivers during installation. Both Microsoft Windows Vista and Microsoft Windows 7 include the necessary RAID drivers for both AHCI and RAID without the need to install separate RAID drivers using the F6 switch in the operating system installation process.

1.7 Real-Time Clock Subsystem

A coin-cell battery (CR2032) powers the real-time clock and CMOS memory. When the computer is not plugged into a wall socket, the battery has an estimated life of three years. When the computer is plugged in, the standby current from the power supply extends the life of the battery. The clock is accurate to \pm 13 minutes/year at 25 °C with 3.3 VSB applied via the power supply 5V STBY rail.



NOTE

If the battery and AC power fail date and time values will be reset and the user will be notified during POST.

When the voltage drops below a certain level, the BIOS Setup program settings stored in CMOS RAM (for example, the date and time) might not be accurate. Replace the battery with an equivalent one. Figure 1 on page 11 shows the location of the battery.

1.8 Audio Subsystem

The board supports the Intel High Definition Audio subsystem based on the Realtek ALC888-VC2-GR audio codec. The audio subsystem supports the following features:

- Advanced jack sense for the back panel audio jacks that enables the audio codec to recognize the device that is connected to an audio port. The back panel audio jacks are capable of retasking according to the user's definition, or can be automatically switched depending on the recognized device type.
- 3-port analog audio out stack
- Internal S/PDIF out
- Windows Vista Premium and Windows 7 certification

Table 4 lists the supported functions of the front panel and back panel audio jacks.

Table 4. Audio Jack Support

| Audio Jack | Micro- phone | Head- phones | Front Speaker (Main Stereo) | Line In | Rear Surround (Stereo 2) | Center/Sub (Stereo 3) |
|---------------------|-----------------|-----------------|--------------------------------------|---------|--------------------------------|--------------------------|
| Front panel – Green | | Default | Ctrl panel | | | |
| Front panel – Pink | Default | | | | | |
| Back panel – Blue | | | | Default | Ctrl panel | |
| Back panel – Green | | Ctrl panel | Default | | | |
| Back panel – Pink | Default | | | | | Ctrl panel |

1.8.1 Audio Subsystem Software

Audio software and drivers are available from Intel's World Wide Web site.

| For information about | Refer to |
|--------------------------------------|----------------------|
| Obtaining audio software and drivers | Section 1.3, page 14 |

1.8.2 Audio Connectors and Headers

The board contains audio connectors and headers on both the back panel and the component side of the board. The component-side audio headers include the following:

- Front panel audio (a 2 x 5-pin header that provides mic in and line out signals for front panel audio connectors)
- S/PDIF audio header (1 x 4-pin header)

1.8.3 6-Channel (5.1) Audio Subsystem

The 6-channel (5.1) audio subsystem includes the following:

- Intel P55 Express Chipset
- Realtek ALC888-VC2-GR audio codec
- A signal-to-noise (S/N) ratio of 97 dB
- Microphone input that supports a single dynamic, condenser, or electret microphone

The back panel audio connectors are configurable through the audio device drivers. The available configurable back panel audio connectors are shown in Figure 4.




Figure 4. Back Panel Audio Connectors



NOTE

The back panel audio line out connector is designed to power headphones or amplified speakers only. Poor audio quality occurs if passive (non-amplified) speakers are connected to this output.

| For information about | Refer to |
|---|--------------------------|
| The locations of the front panel audio header and S/PDIF audio header | Figure 10, page 39 |
| The signal names of the front panel audio header and S/PDIF header | Section 2.2.2.1, page 41 |
| The back panel audio connectors | Section 2.2.1, page 38 |

1.9 LAN Subsystem

The LAN subsystem consists of the following:

- Intel 82578DC Gigabit Ethernet Controller (10/100/1000 Mbits/s)
- Intel P55 Express Chipset
- RJ-45 LAN connector with integrated status LEDs

Additional features of the LAN subsystem include:

- CSMA/CD protocol engine
- LAN connect interface between the PCH and the LAN controller
- PCI Conventional bus power management
 - ACPI technology support
 - LAN wake capabilities
- LAN subsystem software

| For information about | Refer to | |
|--------------------------|---------------------------------|--|
| LAN software and drivers | http://downloadcenter.intel.com | |

1.9.1 Intel® 82578DC Gigabit Ethernet Controller

The Intel 82578DC Gigabit Ethernet Controller supports the following features:

- 10/100/1000 BASE-T IEEE 802.3 compliant
- PCI Express link
- Compliant to IEEE 802.3x flow control support
- 802.1p and 802.1q
- TCP, IP, and UDP checksum offload (for IPv4 and IPv6)
- Transmit TCP segmentation
- Full device driver compatibility
- PCI Express power management support

1.9.2 LAN Subsystem Software

LAN software and drivers are available from Intel's World Wide Web site.

| For information about | Refer to |
|------------------------------------|---------------------------------|
| Obtaining LAN software and drivers | http://downloadcenter.intel.com |

1.9.3 RJ-45 LAN Connector with Integrated LEDs

Two LEDs are built into the RJ-45 LAN connector (shown in Figure 5 below).




Figure 5. LAN Connector LED Locations

Table 5 describes the LED states when the board is powered up and the LAN subsystem is operating.

Table 5. LAN Connector LED States

| LED | LED Color | LED State | Condition |
|-------------|--------------|-----------|-------------------------------------|
| Link | Green | Off | LAN link is not established. |
| | | On | LAN link is established. |
| | | Blinking | LAN activity is occurring. |
| Data Rate (| | Off | 10 Mbits/s data rate is selected. |
| | Green/Yellow | Green | 100 Mbits/s data rate is selected. |
| | | Yellow | 1000 Mbits/s data rate is selected. |

1.10 Hardware Management Subsystem

The hardware management features enable the board to be compatible with the Wired for Management (WfM) specification. The board has several hardware management features, including the following:

- · Fan monitoring and control
- Thermal and voltage monitoring
- Chassis intrusion detection

1.10.1 Hardware Monitoring and Fan Control

The features of the hardware monitoring and fan control include:

- Fan speed control controllers and sensors provided by the Hardware Monitoring and Fan Control ASIC
- Thermal sensor in the processor, the Hardware Monitoring ASIC and a remote thermal diode
- Power supply monitoring of five voltages (+5 V, +12 V, +3.3 V, +Vsm, and +Vccp) to detect levels above or below acceptable values
- Thermally monitored closed-loop fan control, for all three fans, that can adjust the fan speed or switch the fans on or off as needed

1.10.2 Fan Monitoring

Fan monitoring can be implemented using Intel® Desktop Utilities or third-party software.

| For information about | Refer to |
|----------------------------------|---------------------------|
| The functions of the fan headers | Section 1.11.2.2, page 29 |

1.10.3 Chassis Intrusion and Detection

The board supports a chassis security feature that detects if the chassis cover is removed. The security feature uses a mechanical switch on the chassis that attaches to the chassis intrusion header. When the chassis cover is removed, the mechanical switch is in the closed position.

| For information about | Refer to |
|--|--------------------|
| The location of the chassis intrusion header | Figure 10, page 39 |

1.10.4 Thermal Monitoring

Figure 6 shows the locations of the thermal sensors and fan headers.




Figure 6. Thermal Sensors and Fan Headers

1.11 Power Management

Power management is implemented at several levels, including:

- Software support through Advanced Configuration and Power Interface (ACPI)
- Hardware support:
 - Power connector
 - Fan headers
 - LAN wake capabilities
 - Instantly Available PC technology
 - Wake from USB
 - Power Management Event signal (PME#) wake-up support
 - PCI Express WAKE# signal support

1.11.1 ACPI

ACPI gives the operating system direct control over the power management and Plug and Play functions of a computer. The use of ACPI with this board requires an operating system that provides full ACPI support. ACPI features include:

- Plug and Play (including bus and device enumeration)
- Power management control of individual devices, add-in boards (some add-in boards may require an ACPI-aware driver), video displays, and hard disk drives
- Methods for achieving less than 15-watt system operation in the power-on/standby sleeping state
- A Soft-off feature that enables the operating system to power-off the computer
- Support for multiple wake-up events (see Table 8 on page 28)
- Support for a front panel power and sleep mode switch

Table 6 lists the system states based on how long the power switch is pressed, depending on how ACPI is configured with an ACPI-aware operating system.

Table 6. Effects of Pressing the Power Switch

| If the system is in this state | and the power switch is pressed for | the system enters this state |
|-------------------------------------|-------------------------------------|--|
| Off (ACPI G2/G5 – Soft off) | Less than four seconds | Power-on (ACPI G0 – working state) |
| On (ACPI G0 – working state) | Less than four seconds | Soft-off/Standby (ACPI G1 – sleeping state) |
| On (ACPI G0 – working state) | More than six seconds | Fail safe power-off (ACPI G2/G5 – Soft off) |
| Sleep (ACPI G1 – sleeping state) | Less than four seconds | Wake-up (ACPI G0 – working state) |
| Sleep (ACPI G1 – sleeping state) | More than six seconds | Power-off (ACPI G2/G5 – Soft off) |

1.11.1.1 System States and Power States

Under ACPI, the operating system directs all system and device power state transitions. The operating system puts devices in and out of low-power states based on user preferences and knowledge of how devices are being used by applications. Devices that are not being used can be turned off. The operating system uses information from applications and user settings to put the system as a whole into a low-power state.

Table 7 lists the power states supported by the board along with the associated system power targets. See the ACPI specification for a complete description of the various system and power states.

Table 7. Power States and Targeted System Power

| Global States | Sleeping States | Processor States | Device States | Targeted System Power (Note 1) |
|---|---|---------------------|---|--|
| G0 – working state | S0 – working | C0 – working | D0 – working state. | Full power > 30 W |
| G1 – sleeping state | S1 – Processor stopped | C1 – stop grant | D1, D2, D3 – device specification specific. | 5 W < power < 52.5 W |
| G1 – sleeping state | S3 – Suspend to RAM. Context saved to RAM. | No power | D3 – no power except for wake-up logic. | Power < 5 W (Note 2) |
| G1 – sleeping state | S4 – Suspend to disk. Context saved to disk. | No power | D3 – no power except for wake-up logic. | Power < 5 W (Note 2) |
| G2/S5 | S5 – Soft off. Context not saved. Cold boot is required. | No power | D3 – no power except for wake-up logic. | Power < 5 W (Note 2) |
| G3 – mechanical off AC power is disconnected from the computer. | No power to the system. | No power | D3 – no power for wake-up logic, except when provided by battery or external source. | No power to the system. Service can be performed safely. |

Notes:

- 1. Total system power is dependent on the system configuration, including add-in boards and peripherals powered by the system chassis' power supply.
- 2. Dependent on the standby power consumption of wake-up devices used in the system.

1.11.1.2 **Wake-up Devices and Events**

Table 8 lists the devices or specific events that can wake the computer from specific states.

Table 8. Wake-up Devices and Events

| These devices/events can wake up the computer | from this state |
|---|----------------------------------|
| Power switch | S1, S3, S4, S5 ^(Note) |
| RTC alarm | S1, S3, S4, S5 ^(Note) |
| LAN | S1, S3, S4, S5 ^(Note) |
| USB | S1, S3 |
| PME# signal | S1, S3, S4, S5 ^(Note) |
| WAKE# | S1, S3, S4, S5 ^(Note) |

Note: S4 implies operating system support only. Wake from S4 and S5 is recommended by Microsoft.



NOTE

The use of these wake-up events from an ACPI state requires an operating system that provides full ACPI support. In addition, software, drivers, and peripherals must fully support ACPI wake events.

1.11.2 Hardware Support



A CAUTION

Ensure that the power supply provides adequate +5 V standby current if LAN wake capabilities and Instantly Available PC technology features are used. Failure to do so can damage the power supply. The total amount of standby current required depends on the wake devices supported and manufacturing options.

The board provides several power management hardware features, including:

- Power connector
- Fan headers
- LAN wake capabilities
- Instantly Available PC technology
- Wake from USB
- PME# signal wake-up support
- WAKE# signal wake-up support
- +5 V Standby Power Indicator LED

LAN wake capabilities and Instantly Available PC technology require power from the +5 V standby line.



NOTE

The use of Wake from USB from an ACPI state requires an operating system that provides full ACPI support.

1.11.2.1 Power Connector

ATX12V-compliant power supplies can turn off the system power through system control. When an ACPI-enabled system receives the correct command, the power supply removes all non-standby voltages.

When resuming from an AC power failure, the computer returns to the power state it was in before power was interrupted (on or off). The computer's response can be set using the Last Power State feature in the BIOS Setup program's Boot menu.

| For information about | Refer to |
|--|--------------------|
| The location of the main power connector | Figure 10, page 39 |
| The signal names of the main power connector | Table 19, page 44 |

1.11.2.2 Fan Headers

The function/operation of the fan headers is as follows:

- The fans are on when the board is in the S0 or S1 state
- The fans are off when the board is off or in the S3, S4, or S5 state
- Each fan header is wired to a fan tachometer input of the hardware monitoring and fan control ASIC
- All fan headers support closed-loop fan control that can adjust the fan speed or switch the fan on or off as needed
- All fan headers have a +12 V DC connection
- 4-pin fan headers are controlled by Pulse Width Modulation

| For information about | Refer to |
|--|--------------------|
| The location of the fan headers | Figure 10, page 39 |
| The location of the fan headers and sensors for thermal monitoring | Figure 6, page 25 |

1.11.2.3 LAN Wake Capabilities



A CAUTION

For LAN wake capabilities, the +5 V standby line for the power supply must be capable of providing adequate +5 V standby current. Failure to provide adequate standby current when implementing LAN wake capabilities can damage the power supply.

LAN wake capabilities enable remote wake-up of the computer through a network. The LAN subsystem PCI bus network adapter monitors network traffic at the Media Independent Interface. Upon detecting a Magic Packet* frame, the LAN subsystem asserts a wake-up signal that powers up the computer. Depending on the LAN implementation, the board supports LAN wake capabilities with ACPI in the following ways:

- The PCI Express WAKE# signal
- The PCI bus PME# signal for PCI 2.3 compliant LAN designs
 - By Ping
 - Magic Packet
- The onboard LAN subsystem

1.11.2.4 **Instantly Available PC Technology**



! CAUTION

For Instantly Available PC technology, the +5 V standby line for the power supply must be capable of providing adequate +5 V standby current. Failure to provide adequate standby current when implementing Instantly Available PC technology can damage the power supply.

Instantly Available PC technology enables the board to enter the ACPI S3 (Suspend-to-RAM) sleep-state. While in the S3 sleep-state, the computer will appear to be off (the power supply is off, and the front panel LED is amber if dual colored, or off if single colored.) When signaled by a wake-up device or event, the system quickly returns to its last known wake state. Table 8 on page 28 lists the devices and events that can wake the computer from the S3 state.

The board supports the PCI Bus Power Management Interface Specification. Add-in boards that also support this specification can participate in power management and can be used to wake the computer.

The use of Instantly Available PC technology requires operating system support and PCI 2.2 compliant add-in cards, PCI Express add-in cards, and drivers.

1.11.2.5 Wake from USB

USB bus activity wakes the computer from ACPI S1 or S3 states.



NOTE

Wake from USB requires the use of a USB peripheral that supports Wake from USB.

1.11.2.6 PME# Signal Wake-up Support

When the PME# signal on the PCI Conventional bus is asserted, the computer wakes from an ACPI S1, S3, S4, or S5 state (with Wake on PME enabled in the BIOS).

1.11.2.7 WAKE# Signal Wake-up Support

When the WAKE# signal on the PCI Express bus is asserted, the computer wakes from an ACPI S1, S3, S4, or S5 state.

1.11.2.8 +5 V Standby Power Indicator LED

The +5 V standby power indicator LED shows that power is still present even when the computer appears to be off. Figure 7 shows the location of the standby power LED.



A CAUTION

If AC power has been switched off and the standby power indicator is still lit, disconnect the power cord before installing or removing any devices connected to the board. Failure to do so could damage the board and any attached devices.




Figure 7. Location of the Standby Power LED

1.11.3 ENERGY STAR*, E-Standby, and ErP Compliance

The US Department of Energy and the US Environmental Protection Agency have continually revised the ENERGY STAR requirements. Intel has worked directly with these two governmental agencies in the definition of new requirements. This Desktop Board meets the ENERGY STAR Program for Computers: Version 5.0 Category D requirements.

| For information about | Refer to |
|---|------------------------------------|
| ENERGY STAR requirements and recommended configurations | http://www.intel.com/go/energystar |

Intel Desktop Board DP55WB also meets the following international program requirements:

- Korea E-Standby
- European Union ErP

Intel Desktop Board DP55WB Technical Product Specification

2 Technical Reference

2.1 Memory Resources

2.1.1 Addressable Memory

The board utilizes 16 GB of addressable system memory. Typically the address space that is allocated for PCI Conventional bus add-in cards, PCI Express configuration space, BIOS (SPI Flash device), and chipset overhead resides above the top of DRAM (total system memory). On a system that has 16 GB of system memory installed, it is not possible to use all of the installed memory due to system address space being allocated for other system critical functions. These functions include the following:

- BIOS/SPI Flash device (16 Mbit)
- Local APIC (19 MB)
- Direct Media Interface (40 MB)
- Front side bus interrupts (17 MB)
- PCI Express configuration space (256 MB)
- PCH base address registers PCI Express ports (up to 256 MB)
- Memory-mapped I/O that is dynamically allocated for PCI Conventional and PCI Express add-in cards (256 MB)

The board provides the capability to reclaim the physical memory overlapped by the memory mapped I/O logical address space. The board remaps physical memory from the top of usable DRAM boundary to the 4 GB boundary to an equivalent sized logical address range located just above the 4 GB boundary. Figure 8 shows a schematic of the system memory map. All installed system memory can be used when there is no overlap of system addresses.




Figure 8. Detailed System Memory Address Map

2.1.2 **Memory Map**

Table 9 lists the system memory map.

Table 9. System Memory Map

| Address Range (decimal) | Address Range (hex) | Size | Description |
|-------------------------|---------------------|----------|--|
| 1024 K - 16777216 K | 100000 - 3FFFFFFF | 16382 MB | Extended memory |
| 960 K - 1024 K | F0000 - FFFFF | 64 KB | Runtime BIOS |
| 896 K - 960 K | E0000 - EFFFF | 64 KB | Reserved |
| 800 K - 896 K | C8000 - DFFFF | 96 KB | Potential available high DOS memory (open to the PCI Conventional bus). Dependent on video adapter used. |
| 640 K - 800 K | A0000 - C7FFF | 160 KB | Video memory and BIOS |
| 639 K - 640 K | 9FC00 - 9FFFF | 1 KB | Extended BIOS data (movable by memory manager software) |
| 512 K - 639 K | 80000 - 9FBFF | 127 KB | Extended conventional memory |
| 0 K - 512 K | 00000 - 7FFFF | 512 KB | Conventional memory |

2.2 **Connectors and Headers**



A CAUTION

Only the following connectors and headers have overcurrent protection: back panel and front panel USB, as well as IEEE 1394a.

The other internal connectors and headers are not overcurrent protected and should connect only to devices inside the computer's chassis, such as fans and internal peripherals. Do not use these connectors or headers to power devices external to the computer's chassis. A fault in the load presented by the external devices could cause damage to the computer, the power cable, and the external devices themselves.


Furthermore, improper connection of USB or 1394 header single wire connectors may eventually overload the overcurrent protection and cause damage to the board.

This section describes the board's connectors. The connectors can be divided into these groups:

- Back panel I/O connectors
- Component-side I/O connectors and headers (see page 39)

2.2.1 Back Panel Connectors

Figure 9 shows the location of the back panel connectors for the board.



| Item | Description |
|------|----------------------|
| Α | USB ports |
| В | IEEE 1394a connector |
| С | USB ports |
| D | LAN |
| Е | USB ports |
| F | Line in |
| G | Line out |
| Н | Mic in |

Figure 9. Back Panel Connectors



NOTE

The back panel audio line out connector is designed to power headphones or amplified speakers only. Poor audio quality occurs if passive (non-amplified) speakers are connected to this output.

2.2.2 Component-side Connectors and Headers

Figure 10 shows the locations of the component-side connectors and headers.




Figure 10. Component-side Connectors and Headers

Table 10 lists the component-side connectors and headers identified in Figure 10.

 Table 10. Component-side Connectors and Headers Shown in Figure 10

| Item/callout from Figure 10 | Description |
|--------------------------------|--|
| A | PCI Conventional bus add-in card connector |
| В | Front panel audio header |
| С | PCI Express x1 bus add-in card connector |
| D | PCI Express x1 bus add-in card connector |
| E | PCI Express x16 bus add-in card connector |
| F | Rear chassis fan header |
| G | Processor fan header |
| Н | Processor core power connector (2 X 2) |
| I | Main power connector (2 X 12) |
| J | Front panel header |
| K | Front chassis fan header |
| L | Alternate front panel power LED header |
| М | SATA connectors |
| N | Front panel USB header |
| 0 | Front panel USB header |
| Р | Front panel USB header |
| Q | Chassis intrusion header |
| R | IEEE 1394a front panel header |
| S | S/PDIF out header |

2.2.2.1 Signal Tables for the Connectors and Headers

Table 11. IEEE 1394a Header

| Pin | Signal Name | Pin | Signal Name |
|-----|-------------------|-----|-------------------|
| 1 | Data A (positive) | 2 | Data A (negative) |
| 3 | Ground | 4 | Ground |
| 5 | Data B (positive) | 6 | Data B (negative) |
| 7 | +12 V DC | 8 | +12 V DC |
| 9 | Key (no pin) | 10 | Ground |

Table 12. Front Panel Audio Header for Intel HD Audio

| Pin | Signal Name | Pin | Signal Name |
|-----|-----------------------------|-----|----------------------------|
| 1 | [Port 1] Left channel | 2 | Ground |
| 3 | [Port 1] Right channel | 4 | PRESENCE# (Dongle present) |
| 5 | [Port 2] Right channel | 6 | [Port 1] SENSE_RETURN |
| 7 | SENSE_SEND (Jack detection) | 8 | Key (no pin) |
| 9 | [Port 2] Left channel | 10 | [Port 2] SENSE_RETURN |

Table 13. Front Panel Audio Header for AC '97 Audio

| Pin | Signal Name | Pin | Signal Name |
|-----|-------------|-----|--------------|
| 1 | MIC | 2 | AUD_GND |
| 3 | MIC_BIAS | 4 | AUD_GND |
| 5 | FP_OUT_R | 6 | FP_RETURN_R |
| 7 | AUD_5V | 8 | KEY (no pin) |
| 9 | FP_OUT_L | 10 | FP_RETURN_L |

Table 28. Front Panel USB Header

| Pin | Signal Name | Pin | Signal Name |
|-----|--------------|-----|-------------|
| 1 | +5 V DC | 2 | +5 V DC |
| 3 | D- | 4 | D- |
| 5 | D+ | 6 | D+ |
| 7 | Ground | 8 | Ground |
| 9 | KEY (no pin) | 10 | No Connect |

Table 29. Front Panel USB Header (with Intel Z-U130 USB Solid-State Drive, or Compatible Device, Support)

| Pin | Signal Name | Pin | Signal Name |
|-----|--------------|-----|-------------|
| 1 | +5 V DC | 2 | +5 V DC |
| 3 | D- | 4 | D- |
| 5 | D+ | 6 | D+ |
| 7 | Ground | 8 | Ground |
| 9 | KEY (no pin) | 10 | LED# |

Table 14. SATA Connectors

| Pin | Signal Name |
|-----|-------------|
| 1 | Ground |
| 2 | TXP |
| 3 | TXN |
| 4 | Ground |
| 5 | RXN |
| 6 | RXP |
| 7 | Ground |

Table 15. S/PDIF Header

| Pin | Signal Name |
|-----|--------------|
| 1 | Ground |
| 2 | S/PDIF out |
| 3 | Key (no pin) |
| 4 | +5 V DC |

Table 16. Chassis Intrusion Header

| Pin | Signal Name |
|-----|-------------|
| 1 | Intruder# |
| 2 | Ground |

Table 17. Processor, Front, and Rear Chassis (4-Pin) Fan Headers

| Pin | Signal Name |
|-----|---------------|
| 1 | Ground (Note) |
| 2 | +12 V |
| 3 | FAN_TACH |
| 4 | FAN_CONTROL |

Note: These fan headers use Pulse Width Modulation control for fan speed.

2.2.2.2 Add-in Card Connectors

The board has the following add-in card connectors:

- PCI Express 2.0 x16: one PCI Express 2.0 x16 connector supporting simultaneous transfer speeds up to 8 GB/s of peak bandwidth per direction and up to 16 GB/s concurrent bandwidth.
- PCI Express 2.0 x1: two PCI Express 2.0 x1 connectors. The x1 interface supports simultaneous transfer speeds up to 2.5 Gb/s of peak bandwidth per direction and up to 5.0 Gb/s concurrent bandwidth.
- PCI Conventional (rev 2.3 compliant) bus: one PCI Conventional bus add-in card connector.

Note the following considerations for the PCI Conventional bus connector:

- The PCI Conventional bus connector is bus master capable.
- SMBus signals are routed to the PCI Conventional bus connector. This enables PCI Conventional bus add-in boards with SMBus support to access sensor data on the desktop board. The specific SMBus signals are as follows:
 - The SMBus clock line is connected to pin A40.
 - The SMBus data line is connected to pin A41.

2.2.2.3 Power Supply Connectors

The board has the following power supply connectors:

- **Main power** a 2 x 12 connector. This connector is compatible with 2 x 10 connectors previously used on Intel Desktop boards. The board supports the use of ATX12V power supplies with either 2 x 10 or 2 x 12 main power cables. When using a power supply with a 2 x 10 main power cable, attach that cable on the rightmost pins of the main power connector, leaving pins 11, 12, 23, and 24 unconnected.
- **Processor core power** a 2 x 2 connector. This connector provides power directly to the processor voltage regulator and must always be used. Failure to do so will prevent the board from booting.

Table 18. Processor Core Power Connector

| Pin | Signal Name | Pin | Signal Name |
|-----|-------------|-----|-------------|
| 1 | Ground | 2 | Ground |
| 3 | +12 V | 4 | +12 V |

Intel Desktop Board DP55WB Technical Product Specification

Table 19. Main Power Connector

| Pin | Signal Name | Pin | Signal Name |
|-----|--------------------------------|-----|-------------------------------------|
| 1 | +3.3 V | 13 | +3.3 V |
| 2 | +3.3 V | 14 | -12 V |
| 3 | Ground | 15 | Ground |
| 4 | +5 V | 16 | PS-ON# (power supply remote on/off) |
| 5 | Ground | 17 | Ground |
| 6 | +5 V | 18 | Ground |
| 7 | Ground | 19 | Ground |
| 8 | PWRGD (Power Good) | 20 | No connect |
| 9 | +5 V (Standby) | 21 | +5 V |
| 10 | +12 V | 22 | +5 V |
| 11 | +12 V (Note) | 23 | +5 V (Note) |
| 12 | 2 x 12 connector detect (Note) | 24 | Ground ^(Note) |

Note: When using a 2×10 power supply cable, this pin will be unconnected.

| For information about | Refer to |
|-----------------------------|--------------------------|
| Power supply considerations | Section 2.5.1 on page 52 |

2.2.2.4 Front Panel Header

This section describes the functions of the front panel header. Table 20 lists the signal names of the front panel header. Figure 11 is a connection diagram for the front panel header.

| Table 20. Front | Danel | Header |
|-----------------|-------|--------|

| | | In/ | | | | In/ | | | |
|--------------|------------------|--------|-------------------------------|-------|--------------|-----|---------------------------|--|--|
| Pin | Signal | Out | Description | Pin | Signal | Out | Description | | |
| Hard [| Drive Activity L | ED | | Power | Power LED | | | | |
| 1 | HD_PWR | Out | Hard disk LED pull-up to +5 V | 2 | HDR_BLNK_GRN | Out | Front panel green LED | | |
| 3 | HDA# | Out | Hard disk active LED | 4 | HDR_BLNK_YEL | Out | Front panel yellow LED | | |
| Reset Switch | | | On/Off Switch | | | | | | |
| 5 | Ground | | Ground | 6 | FPBUT_IN | In | Power switch | | |
| 7 | FP_RESET# | In | Reset switch | 8 | Ground | | Ground | | |
| Power | | Not Co | nnected | | | | | | |
| 9 | +5 V | | Power | 10 | N/C | | Not connected | | |




Figure 11. Connection Diagram for Front Panel Header

2.2.2.4.1 Hard Drive Activity LED Header

Pins 1 and 3 can be connected to an LED to provide a visual indicator that data is being read from or written to a hard drive. Proper LED function requires a SATA hard drive or optical drive connected to an onboard SATA connector.

2.2.2.4.2 Reset Switch Header

Pins 5 and 7 can be connected to a momentary single pole, single throw (SPST) type switch that is normally open. When the switch is closed, the board resets and runs the POST.

2.2.2.4.3 Power/Sleep LED Header

Pins 2 and 4 can be connected to a one- or two-color LED. Table 21 shows the possible states for a one-color LED. Table 22 shows the possible states for a two-color LED.

Table 21. States for a One-Color Power LED

| LED State | Description |
|--------------|--------------------|
| Off | Power off/sleeping |
| Steady Green | Running |

Table 22. States for a Two-Color Power LED

| LED State | Description |
|---------------|-------------|
| Off | Power off |
| Steady Green | Running |
| Steady Yellow | Sleeping |



NOTE

The colors listed in Table 21 and Table 22 are suggested colors only. Actual LED colors are chassis-specific.

2.2.2.4.4 Power Switch Header

Pins 6 and 8 can be connected to a front panel momentary-contact power switch. The switch must pull the SW_ON# pin to ground for at least 50 ms to signal the power supply to switch on or off. (The time requirement is due to internal debounce circuitry on the board.) At least two seconds must pass before the power supply will recognize another on/off signal.

2.2.2.5 Front Panel USB Headers

Figure 12 is a connection diagram for the front panel USB headers.



NOTE

- The +5 V DC power on the USB headers is fused.
- Use only a front panel USB connector that conforms to the USB 2.0 specification for high-speed USB devices.




Figure 12. Connection Diagram for Front Panel USB Headers




Figure 13. Connection Diagram for Front Panel USB Header (with Intel Z-U130 USB Solid-State Drive, or Compatible Device, Support)

2.2.2.6 Front Panel IEEE 1394a Header

Figure 14 is a connection diagram for the IEEE 1394a header.



NOTE

- The +12 V DC power on the IEEE 1394a header is fused.
- The IEEE 1394a header provides one IEEE 1394a port.




Figure 14. Connection Diagram for IEEE 1394a Header

2.3 **Jumper Block**

A CAUTION

Do not move the jumper with the power on. Always turn off the power and unplug the power cord from the computer before changing a jumper setting. Otherwise, the board could be damaged.

Figure 15 shows the location of the jumper block. The 3-pin jumper block determines the BIOS Setup program's mode. Table 23 describes the jumper settings for the three modes: normal, configure, and recovery. When the jumper is set to configure mode and the computer is powered-up, the BIOS compares the processor version and the microcode version in the BIOS and reports if the two match.




Figure 15. Location of the Jumper Block

Intel Desktop Board DP55WB Technical Product Specification

Table 23. BIOS Setup Configuration Jumper Settings

| Function/Mode | Jumpe | Setting | Configuration |
|---------------|-------|---------|--|
| Normal | 1-2 | 1 2 3 | The BIOS uses current configuration information and passwords for booting. |
| Configure | 2-3 | 1 2 3 | After the POST runs, Setup runs automatically. The maintenance menu is displayed. Note that this Configure mode is the only way to clear the BIOS/CMOS settings. Press F9 (restore defaults) while in Configure mode to restore the BIOS/CMOS settings to their default values. |
| Recovery | None | 1 2 3 | The BIOS attempts to recover the BIOS configuration. A recovery CD or flash drive is required. |

2.4 Mechanical Considerations

2.4.1 Form Factor

The board is designed to fit into an ATX-form-factor chassis. Figure 16 illustrates the mechanical form factor for the board. Dimensions are given in inches [millimeters]. The outer dimensions are 9.60 inches by 9.60 inches [243.84 millimeters by 243.84 millimeters]. Location of the I/O connectors and mounting holes are in compliance with the ATX specification.




Figure 16. Board Dimensions

Electrical Considerations 2.5

Power Supply Considerations 2.5.1

A CAUTION

The +5 V standby line from the power supply must be capable of providing adequate +5 V standby current. Failure to do so can damage the power supply. The total amount of standby current required depends on the wake devices supported and manufacturing options.

Additional power required will depend on configurations chosen by the integrator.

The power supply must comply with the indicated parameters of the ATX form factor specification.

- The potential relation between 3.3 V DC and +5 V DC power rails
- The current capability of the +5 VSB line
- All timing parameters
- All voltage tolerances

For example, for a system consisting of a supported 95 W processor (see Section 1.4 on page 14 for a list of supported processors), 1 GB DDR3 RAM, one high end video card, one hard disk drive, one optical drive, and all board peripherals enabled, the minimum recommended power supply is 460 W. Table 24 lists the recommended power supply current values.

Table 24. Recommended Power Supply Current Values

| Output Voltage | 3.3 V | 5 V | 12 V1 | 12 V2 | -12 V | 5 VSB |
|----------------|-------|------|-------|-------|-------|-------|
| Current | 22 A | 20 A | 16 A | 16 A | 0.3 A | 1.5 A |

| For information about | Refer to |
|---------------------------------------|--|
| Selecting an appropriate power supply | http://support.intel.com/support/motherboards/desktop/sb/ CS-026472.htm |

2.5.2 **Fan Header Current Capability**



! CAUTION

The processor fan must be connected to the processor fan header, not to a chassis fan header. Connecting the processor fan to a chassis fan header may result in onboard component damage that will halt fan operation.

Table 25 lists the current capability of the fan headers.

Table 25. Fan Header Current Capability

| Fan Header | Maximum Available Current |
|-------------------|---------------------------|
| Processor fan | 2.0 A |
| Front chassis fan | 2.0 A |
| Rear chassis fan | 2.0 A |

2.5.3 **Add-in Board Considerations**

The board is designed to provide 2 A (average) of current for each add-in board from the +5 V rail. The total +5 V current draw for add-in boards for a fully loaded board (all three expansion slots filled) must not exceed the system's power supply +5 V maximum current or 14 A in total.

Thermal Considerations 2.6



A CAUTION

A chassis with a maximum internal ambient temperature of 38 °C at the processor fan inlet is a requirement. Use a processor heat sink that provides omni-directional airflow to maintain required airflow across the processor voltage regulator area.



! CAUTION

Failure to ensure appropriate airflow may result in reduced performance of both the processor and/or voltage regulator or, in some instances, damage to the board. For a list of chassis that have been tested with Intel desktop boards please refer to the following website:

http://www3.intel.com/cd/channel/reseller/asmo-na/eng/tech reference/53211.htm

All responsibility for determining the adequacy of any thermal or system design remains solely with the reader. Intel makes no warranties or representations that merely following the instructions presented in this document will result in a system with adequate thermal performance.

A CAUTION

Ensure that the ambient temperature does not exceed the board's maximum operating temperature. Failure to do so could cause components to exceed their maximum case temperature and malfunction. For information about the maximum operating temperature, see the environmental specifications in Section 2.8.



A CAUTION

Ensure that proper airflow is maintained in the processor voltage regulator circuit. Failure to do so may result in damage to the voltage regulator circuit. The processor voltage regulator area (shown in Figure 17) can reach a temperature of up to 120 °C in an open chassis.

Figure 17 shows the locations of the localized high temperature zones.




Figure 17. Localized High Temperature Zones

Table 26 provides maximum case temperatures for the components that are sensitive to thermal changes. The operating temperature, current load, or operating frequency could affect case temperatures. Maximum case temperatures are important when considering proper airflow to cool the board.

Table 26. Thermal Considerations for Components

| Component | Maximum Case Temperature |
|---------------------------|--|
| Processor | For processor case temperature, see processor datasheets and processor specification updates |
| Intel P55 Express Chipset | 111 °C |

To ensure functionality and reliability, the component is specified for proper operation when Case Temperature is maintained at or below the maximum temperature listed in Table 26. This is a requirement for sustained power dissipation equal to Thermal Design Power (TDP is specified as the maximum sustainable power to be dissipated by the components). When the component is dissipating less than TDP, the case temperature should be below the Maximum Case Temperature. The surface temperature at the geometric center of the component corresponds to Case Temperature.

It is important to note that the temperature measurement in the system BIOS is a value reported by embedded thermal sensors in the components and does not directly correspond to the Maximum Case Temperature. The upper operating limit when monitoring this thermal sensor is Tcontrol.

Table 34. Tcontrol Values for Components

| Component | Tcontrol |
|---------------------------|--|
| Processor | For processor case temperature, see processor datasheets and processor specification updates |
| Intel P55 Express Chipset | 107 °C |

| For information about | Refer to |
|--|---|
| Processor datasheets and specification updates | Section 1.3, page 14 |
| Intel P55 Express Chipset | http://www.intel.com/products/desktop/ chipsets/ |

2.7 Reliability

The Mean Time Between Failures (MTBF) prediction is calculated using component and subassembly random failure rates. The calculation is based on the Bellcore Reliability Prediction Procedure, TR-NWT-000332, Issue 4, September 1991. The MTBF prediction is used to estimate repair rates and spare parts requirements.

The MTBF data is calculated from predicted data at 55 °C. The MTBF for the board is 119,790 hours.

2.8 Environmental

Table 27 lists the environmental specifications for the board.

Table 27. Environmental Specifications

| Parameter | Specification | | | | |
|---------------|--|---|-------------------------------|--|--|
| Temperature | | | | | |
| Non-Operating | -20 °C to +70 °C | | | | |
| Operating | 0 °C to +55 °C | | | | |
| Shock | | | | | |
| Unpackaged | 50 g trapezoidal waveform | 50 g trapezoidal waveform | | | |
| | Velocity change of 170 inch | Velocity change of 170 inches/second ² | | | |
| Packaged | Half sine 2 millisecond | | | | |
| | Product Weight (pounds) | Free Fall (inches) | Velocity Change (inches/sec²) | | |
| | <20 | 36 | 167 | | |
| | 21-40 | 30 | 152 | | |
| | 41-80 | 24 | 136 | | |
| | 81-100 | 18 | 118 | | |
| Vibration | | | | | |
| Unpackaged | 5 Hz to 20 Hz: 0.01 g ² Hz sloping up to 0.02 g ² Hz | | | | |
| | 20 Hz to 500 Hz: 0.02 g ² Hz (flat) | | | | |
| Packaged | 5 Hz to 40 Hz: 0.015 g ² Hz (flat) | | | | |
| | 40 Hz to 500 Hz: 0.015 g ² Hz sloping down to 0.00015 g ² Hz | | | | |

3 Overview of BIOS Features

3.1 Introduction

The board uses an Intel BIOS that is stored in the Serial Peripheral Interface Flash Memory (SPI Flash) and can be updated using a disk-based program. The SPI Flash contains the BIOS Setup program, POST, the PCI auto-configuration utility, LAN EEPROM information, and Plug and Play support.

The BIOS displays a message during POST identifying the type of BIOS and a revision code. The initial production BIOSs are identified as WBIBX10J.86A.

When the BIOS Setup configuration jumper is set to configure mode and the computer is powered-up, the BIOS compares the CPU version and the microcode version in the BIOS and reports if the two match.

The BIOS Setup program can be used to view and change the BIOS settings for the computer. The BIOS Setup program is accessed by pressing the <F2> key after the Power-On Self-Test (POST) memory test begins and before the operating system boot begins. The menu bar is shown below.

Maintenance Main Advanced Performance Security Power Boot Exit



NOTE

The maintenance menu is displayed only when the board is in configure mode. Section 2.3 on page 49 shows how to put the board in configure mode.

Table 28 lists the BIOS Setup program menu features.

Table 28. BIOS Setup Program Menu Bar

| Maintenance | Main | Advanced | Performance | Security | Power | Boot | Exit |
|--|--|---|---|--------------------------------------|--|----------------------------|---|
| Clears passwords and displays processor | Displays processor and memory configuration | Configures advanced features available | Configures Memory, Bus and Processor overrides | Sets passwords and security | Configures power management features and | Selects boot options | Saves or discards changes to Setup |
| information | | through the chipset | | features | power supply controls | | program options |

Table 29 lists the function keys available for menu screens.

Table 29. BIOS Setup Program Function Keys

| BIOS Setup Program | |
|--------------------|--|
| Function Key | Description |
| <←> or <→> | Selects a different menu screen (Moves the cursor left or right) |
| <^> or <↓> | Selects an item (Moves the cursor up or down) |
| <tab></tab> | Selects a field (Not implemented) |
| <enter></enter> | Executes command or selects the submenu |
| <f9></f9> | Load the default configuration values for the current menu |
| <f10></f10> | Save the current values and exits the BIOS Setup program |
| <esc></esc> | Exits the menu |

3.2 BIOS Flash Memory Organization

The Serial Peripheral Interface Flash Memory (SPI Flash) includes a 16 Mbit (2048 KB) flash memory device.

3.3 Resource Configuration

3.3.1 PCI Autoconfiguration

The BIOS can automatically configure PCI devices. PCI devices may be onboard or add-in cards. Autoconfiguration lets a user insert or remove PCI cards without having to configure the system. When a user turns on the system after adding a PCI card, the BIOS automatically configures interrupts, the I/O space, and other system resources. Any interrupts set to Available in Setup are considered to be available for use by the add-in card.

3.4 System Management BIOS (SMBIOS)

SMBIOS is a Desktop Management Interface (DMI) compliant method for managing computers in a managed network.

The main component of SMBIOS is the Management Information Format (MIF) database, which contains information about the computing system and its components. Using SMBIOS, a system administrator can obtain the system types, capabilities, operational status, and installation dates for system components. The MIF database defines the data and provides the method for accessing this information. The BIOS enables applications such as third-party management software to use SMBIOS. The BIOS stores and reports the following SMBIOS information:

- BIOS data, such as the BIOS revision level
- Fixed-system data, such as peripherals, serial numbers, and asset tags
- Resource data, such as memory size, cache size, and processor speed
- Dynamic data, such as event detection and error logging

Non-Plug and Play operating systems require an additional interface for obtaining the SMBIOS information. The BIOS supports an SMBIOS table interface for such operating systems. Using this support, an SMBIOS service-level application running on a non-Plug and Play operating system can obtain the SMBIOS information. Additional board information can be found in the BIOS under the Additional Information header under the Main BIOS page.

3.5 Legacy USB Support

Legacy USB support enables USB devices to be used even when the operating system's USB drivers are not yet available. Legacy USB support is used to access the BIOS Setup program, and to install an operating system that supports USB. By default, Legacy USB support is set to Enabled.

Legacy USB support operates as follows:

- 1. When you apply power to the computer, legacy support is disabled.
- 2. POST begins.
- 3. Legacy USB support is enabled by the BIOS allowing you to use a USB keyboard to enter and configure the BIOS Setup program and the maintenance menu.
- 4. POST completes.
- 5. The operating system loads. While the operating system is loading, USB keyboards and mice are recognized and may be used to configure the operating system. (Keyboards and mice are not recognized during this period if Legacy USB support was set to Disabled in the BIOS Setup program.)
- 6. After the operating system loads the USB drivers, all legacy and non-legacy USB devices are recognized by the operating system, and Legacy USB support from the BIOS is no longer used.
- 7. Additional USB legacy feature options can be access by using Intel Integrator Toolkit.

To install an operating system that supports USB, verify that Legacy USB support in the BIOS Setup program is set to Enabled and follow the operating system's installation instructions.

3.6 BIOS Updates

The BIOS can be updated using either of the following utilities, which are available on the Intel World Wide Web site:

- Intel® Express BIOS Update utility, which enables automated updating while in the Windows environment. Using this utility, the BIOS can be updated from a file on a hard disk, a USB drive (a flash drive or a USB hard drive), or a CD-ROM, or from the file location on the Web.
- Intel® Flash Memory Update Utility, which requires booting from DOS. Using this utility, the BIOS can be updated from a file on a hard disk, a USB drive (a flash drive or a USB hard drive), or a CD-ROM.

Both utilities verify that the updated BIOS matches the target system to prevent accidentally installing an incompatible BIOS.



NOTE

Review the instructions distributed with the upgrade utility before attempting a BIOS update.

| For information about | Refer to |
|-----------------------|--|
| BIOS update utilities | http://support.intel.com/support/motherboards/desktop/sb |
| | <u>/CS-022312.htm</u> . |

3.6.1 Language Support

The BIOS Setup program and help messages are supported in US English and French.

3.6.2 Custom Splash Screen

During POST, an Intel[®] splash screen is displayed by default. This splash screen can be augmented with a custom splash screen. The Intel Integrator's Toolkit that is available from Intel can be used to create a custom splash screen.



NOTE

If you add a custom splash screen, it will share space with the Intel branded logo.

| For information about | Refer to | |
|---------------------------------------|--|--|
| Intel [®] Integrator Toolkit | http://developer.intel.com/design/motherbd/software/itk/ | |
| Additional Intel® software tools | http://developer.intel.com/products/motherboard/DP55WB/ tools.htm | |
| | and | |
| | http://developer.intel.com/design/motherbd/software.htm | |

3.7 BIOS Recovery

It is unlikely that anything will interrupt a BIOS update; however, if an interruption occurs, the BIOS could be damaged. Table 30 lists the drives and media types that can and cannot be used for BIOS recovery. The BIOS recovery media does not need to be made bootable.

Table 30. Acceptable Drives/Media Types for BIOS Recovery

| Media Type | Can be used for BIOS recovery? |
|--|--------------------------------|
| CD-ROM drive connected to the SATA interface | Yes |
| USB removable drive (a USB Flash Drive, for example) | Yes |
| USB diskette drive (with a 1.44 MB diskette) | No |
| USB hard disk drive | No |

| For information about | Refer to |
|-----------------------|--|
| BIOS recovery | http://www.intel.com/support/motherboards/desktop/sb/cs-023360.htm |

3.8 Boot Options

In the BIOS Setup program, the user can choose to boot from a diskette drive, hard drive, USB drive, USB flash drive, CD-ROM, or the network. The default setting is for the diskette drive to be the first boot device, the hard drive second, and the ATAPI CD-ROM third. If enabled, the last default boot device is the network.

3.8.1 CD-ROM Boot

Booting from CD-ROM is supported in compliance to the El Torito bootable CD-ROM format specification. Under the Boot menu in the BIOS Setup program, ATAPI CD-ROM is listed as a boot device. Boot devices are defined in priority order. Accordingly, if there is not a bootable CD in the CD-ROM drive, the system will attempt to boot from the next defined drive.

3.8.2 Network Boot

The network can be selected as a boot device. This selection allows booting from the onboard LAN or a network add-in card with a remote boot ROM installed.

Pressing the <F12> key during POST automatically forces booting from the LAN. To use this key during POST, the User Access Level in the BIOS Setup program's Security menu must be set to Full.

3.8.3 Booting Without Attached Devices

For use in embedded applications, the BIOS has been designed so that after passing the POST, the operating system loader is invoked even if the following devices are not present:

- Video adapter
- Keyboard
- Mouse

3.8.4 Changing the Default Boot Device During POST

Pressing the <F10> key during POST causes a boot device menu to be displayed. This menu displays the list of available boot devices (as set in the BIOS setup program's Boot Device Priority Submenu). Table 31 lists the boot device menu options.

Table 31. Boot Device Menu Options

| Boot Device Menu Function Keys | Description |
|---------------------------------------|---|
| <↑> or <↓> | Selects a default boot device |
| <enter></enter> | Exits the menu, saves changes, and boots from the selected device |
| <esc></esc> | Exits the menu without saving changes |

3.9 Adjusting Boot Speed

These factors affect system boot speed:

- Selecting and configuring peripherals properly
- Optimized BIOS boot parameters

3.9.1 Peripheral Selection and Configuration

The following techniques help improve system boot speed:

- Choose a hard drive with parameters such as "power-up to data ready" in less than eight seconds that minimizes hard drive startup delays.
- Select a CD-ROM drive with a fast initialization rate. This rate can influence POST execution time.
- Eliminate unnecessary add-in adapter features, such as logo displays, screen repaints, or mode changes in POST. These features may add time to the boot process.
- Try different monitors. Some monitors initialize and communicate with the BIOS more quickly, which enables the system to boot more quickly.

3.9.2 BIOS Boot Optimizations

Use of the following BIOS Setup program settings reduces the POST execution time.

- In the Boot Menu, set the hard disk drive as the first boot device. As a result, the POST does not first seek a diskette drive, which saves about one second from the POST execution time.
- In the Peripheral Configuration submenu, disable the LAN device if it will not be used. This can reduce up to four seconds of option ROM boot time.



NOTE

It is possible to optimize the boot process to the point where the system boots so quickly that the Intel logo screen (or a custom logo splash screen) will not be seen. Monitors and hard disk drives with minimum initialization times can also contribute to a boot time that might be so fast that necessary logo screens and POST messages cannot be seen.

This boot time may be so fast that some drives might be not be initialized at all. If this condition should occur, it is possible to introduce a programmable delay ranging from zero to 30 seconds by 5 second increments (using the Hard Disk Pre-Delay feature of the Advanced Menu in the Drive Configuration Submenu of the BIOS Setup program).

3.10 BIOS Security Features

The BIOS includes security features that restrict access to the BIOS Setup program and who can boot the computer. A supervisor password and a user password can be set for the BIOS Setup program and for booting the computer, with the following restrictions:

- The supervisor password gives unrestricted access to view and change all the Setup options in the BIOS Setup program. This is the supervisor mode.
- The user password gives restricted access to view and change Setup options in the BIOS Setup program. This is the user mode.
- If only the supervisor password is set, pressing the <Enter> key at the password prompt of the BIOS Setup program allows the user restricted access to Setup.
- If both the supervisor and user passwords are set, users can enter either the supervisor password or the user password to access Setup. Users have access to Setup respective to which password is entered.
- Setting the user password restricts who can boot the computer. The password prompt will be displayed before the computer is booted. If only the supervisor password is set, the computer boots without asking for a password. If both passwords are set, the user can enter either password to boot the computer.
- For enhanced security, use different passwords for the supervisor and user passwords.
- Valid password characters are A-Z, a-z, and 0-9. Passwords may be up to 16 characters in length.

Table 32 shows the effects of setting the supervisor password and user password. This table is for reference only and is not displayed on the screen.

Table 32. Supervisor and User Password Functions

| Password Set | Supervisor Mode | User Mode | Setup Options | Password to Enter Setup | Password During Boot |
|-------------------------|-------------------------------|--|---------------------------------------|-------------------------------|----------------------------|
| Neither | Can change all options (Note) | Can change all options (Note) | None | None | None |
| Supervisor only | Can change all options | Can change a limited number of options | Supervisor Password | Supervisor | None |
| User only | N/A | Can change all options | Enter Password Clear User Password | User | User |
| Supervisor and user set | Can change all options | Can change a limited number of options | Supervisor Password Enter Password | Supervisor or user | Supervisor or user |

Note: If no password is set, any user can change all Setup options.

3.11 BIOS Performance Features

The BIOS includes the following options to provide custom performance enhancements when using Intel Core i7 and Intel Core i5 processors in an LGA1156 socket.

- Host Clock frequency adjustment
- Processor multiplier adjustment (processor multiplier can only be adjusted down)
- Processor voltage adjustment
- Memory multiplier adjustment
- Memory voltage adjustment
- Uncore voltage adjustment

Intel Desktop Board DP55WB Technical Product Specification

4 Error Messages and Beep Codes

4.1 Speaker

The board-mounted speaker provides audible error code (beep code) information during POST.

| For information about | Refer to |
|-------------------------------------|-------------------|
| The location of the onboard speaker | Figure 1, page 11 |

4.2 BIOS Beep Codes

Whenever a recoverable error occurs during POST, the BIOS causes the board's speaker to beep an error message describing the problem (see Table 33).

Table 33. BIOS Beep Codes

| Туре | Pattern | Frequency |
|----------------------------------|--|---|
| F2 Setup/F10 Boot Menu Prompt | One 0.5 second beep when BIOS is ready to accept keyboard input | 932 Hz |
| BIOS update in progress | None | |
| Video error | On-off (1.0 second each) two times, then 2.5-second pause (off), entire pattern repeats (beeps and pause) once and the BIOS will continue to boot. | 932 Hz When no VGA option ROM is found. |
| Memory error | On-off (1.0 second each) three times, then 2.5-second pause (off), entire pattern repeats (beeps and pause) until the system is powered off. | 932 Hz |
| Thermal trip warning | Alternate high and low beeps (1.0 second each) for 8 beeps, followed by system shut down. | High beep 2000 Hz Low beep 1500 Hz |

4.3 Front-panel Power LED Blink Codes

Whenever a recoverable error occurs during POST, the BIOS causes the board's front panel power LED to blink an error message describing the problem (see Table 34).

Table 34. Front-panel Power LED Blink Codes

| Туре | Pattern | Note |
|----------------------------------|---|----------------------------------|
| F2 Setup/F10 Boot Menu Prompt | None | |
| BIOS update in progress | Off when the update begins, then on for 0.5 seconds, then off for 0.5 seconds. The pattern repeats until the BIOS update is complete. | |
| Video error | On-off (1.0 second each) two times, then 2.5-second pause (off), entire pattern repeats (blink and pause) until the system is powered off. | When no VGA option ROM is found. |
| Memory error | On-off (1.0 second each) three times, then 2.5-second pause (off), entire pattern repeats (blinks and pause) until the system is powered off. | |
| Thermal trip warning | Each beep will be accompanied by the following blink pattern: .25 seconds On, .25 seconds Off, .25 seconds On, .25 seconds Off. This will result in a total of 16 blinks. | |

4.4 BIOS Error Messages

Table 35 lists the error messages and provides a brief description of each.

Table 35. BIOS Error Messages

| Error Message | Explanation | |
|--------------------------|--|--|
| CMOS Battery Low | The battery may be losing power. Replace the battery soon. | |
| CMOS Checksum Bad | The CMOS checksum is incorrect. CMOS memory may have been corrupted. Run Setup to reset values. | |
| Memory Size Decreased | Memory size has decreased since the last boot. If no memory was removed, then memory may be bad. | |
| No Boot Device Available | System did not find a device to boot. | |

4.5 Port 80h POST Codes

During the POST, the BIOS generates diagnostic progress codes (POST codes) to I/O port 80h. If the POST fails, execution stops and the last POST code generated is left at port 80h. This code is useful for determining the point where an error occurred.

Displaying the POST codes requires a PCI bus add-in card, often called a POST card. The POST card can decode the port and display the contents on a medium such as a seven-segment display.



NOTE

The POST card must be installed in PCI bus connector 1.

The following tables provide information about the POST codes generated by the BIOS:

- Table 36 lists the Port 80h POST code ranges
- Table 37 lists the Port 80h POST codes themselves
- Table 38 lists the Port 80h POST sequence



NOTE

In the tables listed above, all POST codes and range values are listed in hexadecimal.

Table 36. Port 80h POST Code Ranges

| Category/Subsystem | |
|---|--|
| Debug codes: Can be used by any PEIM/driver for debug. | |
| Host Processors: 1F is an unrecoverable CPU error. | |
| Memory/Chipset: 2F is no memory detected or no useful memory detected. | |
| Recovery: 3F indicated recovery failure. | |
| Reserved for future use. | |
| I/O Busses: PCI, USB, ATA, etc. 5F is an unrecoverable error. Start with PCI. | |
| Reserved for future use (for new busses). | |
| Output Devices: All output consoles. 7F is an unrecoverable error. | |
| Reserved for future use (new output console codes). | |
| Input devices: Keyboard/Mouse. 9F is an unrecoverable error. | |
| Reserved for future use (new input console codes). | |
| Boot Devices: Includes fixed media and removable media. BF is an unrecoverable error. | |
| Reserved for future use. | |
| Boot device selection. | |
| E0 – EE: Miscellaneous codes. See Table 37. | |
| EF: boot/S3 resume failure. | |
| F0 – FF: FF processor exception. | |
| | |

Table 37. Port 80h POST Codes

| POST Code | Description of POST Operation | |
|-----------|--|--|
| | Host Processor | |
| 10 | Power-on initialization of the host processor (Boot Strap Processor) | |
| 11 | Host processor cache initialization (including APs) | |
| 12 | Starting Application processor initialization | |
| 13 | SMM initialization | |
| | Chipset | |
| 21 | Initializing a chipset component | |
| | Memory | |
| 22 | Reading SPD from memory DIMMs | |
| 23 | Detecting presence of memory DIMMs | |
| 24 | Programming timing parameters in the memory controller and the DIMMs | |
| 25 | Configuring memory | |
| 26 | Optimizing memory settings | |
| 27 | Initializing memory, such as ECC init | |
| 29 | Memory testing completed | |
| | PCI Bus | |
| 50 | Enumerating PCI busses | |
| 51 | Allocating resources to PCI bus | |
| 52 | Hot Plug PCI controller initialization | |
| 53 - 57 | Reserved for PCI Bus | |
| | USB | |
| 58 | Resetting USB bus | |
| 59 | Reserved for USB | |
| | ATA/ATAPI/SATA | |
| 5A | Resetting PATA/SATA bus and all devices | |
| 5B | Reserved for ATA | |
| | SMBus | |
| 5C | Resetting SMBus | |
| 5D | Reserved for SMBus | |
| | Local Console | |
| 70 | Resetting the VGA controller | |
| 71 | Disabling the VGA controller | |
| 72 | Enabling the VGA controller | |
| | Remote Console | |
| 78 | Resetting the console controller | |
| 79 | Disabling the console controller | |
| 7A | Enabling the console controller | |

continued

Table 37. Port 80h POST Codes (continued)

| POST Code | Description of POST Operation | |
|-----------|---|--|
| | Keyboard (USB) | |
| 90 | Resetting keyboard | |
| 91 | Disabling keyboard | |
| 92 | Detecting presence of keyboard | |
| 93 | Enabling the keyboard | |
| 94 | Clearing keyboard input buffer | |
| 95 | Instructing keyboard controller to run Self Test (PS/2 only) | |
| | Mouse (USB) | |
| 98 | Resetting mouse | |
| 99 | Disabling mouse | |
| 9A | Detecting presence of mouse | |
| 9B | Enabling mouse | |
| | Fixed Media | |
| В0 | Resetting fixed media | |
| B1 | Disabling fixed media | |
| B2 | Detecting presence of a fixed media (hard drive detection etc.) | |
| В3 | Enabling/configuring a fixed media | |
| | Removable Media | |
| B8 | Resetting removable media | |
| B9 | Disabling removable media | |
| BA | Detecting presence of a removable media (CD-ROM detection, etc.) | |
| BC | Enabling/configuring a removable media | |
| | BDS | |
| Dy | Trying boot selection y (y=0 to 15) | |
| | PEI Core | |
| E0 | Started dispatching PEIMs (emitted on first report of EFI_SW_PC_INIT_BEGIN EFI_SW_PEI_PC_HANDOFF_TO_NEXT) | |
| E2 | Permanent memory found | |
| E1, E3 | Reserved for PEI/PEIMs | |
| | DXE Core | |
| E4 | Entered DXE phase | |
| E5 | Started dispatching drivers | |
| E6 | Started connecting drivers | |

continued

Intel Desktop Board DP55WB Technical Product Specification

Table 37. Port 80h POST Codes (continued)

| POST Code | Description of POST Operation |
|-----------|--|
| - | DXE Drivers |
| E7 | Waiting for user input |
| E8 | Checking password |
| E9 | Entering BIOS setup |
| EB | Calling Legacy Option ROMs |
| | Runtime Phase/EFI OS Boot |
| F4 | Entering Sleep state |
| F5 | Exiting Sleep state |
| F8 | EFI boot service ExitBootServices () has been called |
| F9 | EFI runtime service SetVirtualAddressMap () has been called |
| FA | EFI runtime service ResetSystem () has been called |
| | PEIMs/Recovery |
| 30 | Crisis Recovery has initiated per user request |
| 31 | Crisis Recovery has initiated by software (corrupt flash) |
| 34 | Loading recovery capsule |
| 35 | Handing off control to the recovery capsule |
| 3F | Unable to recover |

Table 38. Typical Port 80h POST Sequence

| POST Code | Description |
|-----------|---|
| 21 | Initializing a chipset component |
| 22 | Reading SPD from memory DIMMs |
| 23 | Detecting presence of memory DIMMs |
| 25 | Configuring memory |
| 28 | Testing memory |
| 34 | Loading recovery capsule |
| E4 | Entered DXE phase |
| 12 | Starting application processor initialization |
| 13 | SMM initialization |
| 50 | Enumerating PCI busses |
| 51 | Allocating resourced to PCI bus |
| 92 | Detecting the presence of the keyboard |
| 90 | Resetting keyboard |
| 94 | Clearing keyboard input buffer |
| 95 | Keyboard Self Test |
| EB | Calling Video BIOS |
| 58 | Resetting USB bus |
| 5A | Resetting PATA/SATA bus and all devices |
| 92 | Detecting the presence of the keyboard |
| 90 | Resetting keyboard |
| 94 | Clearing keyboard input buffer |
| 5A | Resetting PATA/SATA bus and all devices |
| 28 | Testing memory |
| 90 | Resetting keyboard |
| 94 | Clearing keyboard input buffer |
| E7 | Waiting for user input |
| 01 | INT 19 |
| 00 | Ready to boot |

Intel Desktop Board DP55WB Technical Product Specification

5 Regulatory Compliance and Battery Disposal Information

5.1 Regulatory Compliance

This section contains the following regulatory compliance information for Intel Desktop Board DP55WB:

- Safety standards
- European Union Declaration of Conformity statement
- Product Ecology statements
- Electromagnetic Compatibility (EMC) standards
- Product certification markings

5.1.1 Safety Standards

Intel Desktop Board DP55WB complies with the safety standards stated in Table 39 when correctly installed in a compatible host system.

Table 39. Safety Standards

| - | | | |
|----------------------------------|---|--|--|
| Standard | Title | | |
| CSA/UL 60950-1, First Edition | Information Technology Equipment – Safety - Part 1: General Requirements (USA and Canada) | | |
| EN 60950-1:2006, Second Edition | Information Technology Equipment – Safety - Part 1: General Requirements (European Union) | | |
| IEC 60950-1:2005, Second Edition | Information Technology Equipment – Safety - Part 1: General Requirements (International) | | |

5.1.2 European Union Declaration of Conformity Statement

We, Intel Corporation, declare under our sole responsibility that the product Intel® Desktop Board DP55WB is in conformity with all applicable essential requirements necessary for CE marking, following the provisions of the European Council Directive 2004/108/EC (EMC Directive) and 2006/95/EC (Low Voltage Directive).

The product is properly CE marked demonstrating this conformity and is for distribution within all member states of the EU with no restrictions.



This product follows the provisions of the European Directives 2004/108/EC and 2006/95/EC.

Čeština Tento výrobek odpovídá požadavkům evropských směrnic 2004/108/EC a 2006/95/EC.

Dansk Dette produkt er i overensstemmelse med det europæiske direktiv 2004/108/EC & 2006/95/EC.

Dutch Dit product is in navolging van de bepalingen van Europees Directief 2004/108/EC & 2006/95/EC.

Eesti Antud toode vastab Euroopa direktiivides 2004/108/EC ja 2006/95/EC kehtestatud nõuetele.

Suomi Tämä tuote noudattaa EU-direktiivin 2004/108/EC & 2006/95/EC määräyksiä.

Français Ce produit est conforme aux exigences de la Directive Européenne 2004/108/EC & 2006/95/EC.

Deutsch Dieses Produkt entspricht den Bestimmungen der Europäischen Richtlinie 2004/108/EC & 2006/95/EC.

Ελληνικά Το παρόν προϊόν ακολουθεί τις διατάξεις των Ευρωπαϊκών Οδηγιών 2004/108/ΕC και 2006/95/ΕC.

Magyar E termék megfelel a 2004/108/EC és 2006/95/EC Európai Irányelv előírásainak.

Icelandic Þessi vara stenst reglugerð Evrópska Efnahags Bandalagsins númer 2004/108/EC & 2006/95/EC.

Italiano Questo prodotto è conforme alla Direttiva Europea 2004/108/EC & 2006/95/EC.

Latviešu Šis produkts atbilst Eiropas Direktīvu 2004/108/EC un 2006/95/EC noteikumiem.

Lietuvių Šis produktas atitinka Europos direktyvų 2004/108/EC ir 2006/95/EC nuostatas.

Malti Dan il-prodott hu konformi mal-provvedimenti tad-Direttivi Ewropej 2004/108/EC u 2006/95/EC.

Norsk Dette produktet er i henhold til bestemmelsene i det europeiske direktivet 2004/108/EC & 2006/95/EC.

Polski Niniejszy produkt jest zgodny z postanowieniami Dyrektyw Unii Europejskiej 2004/108/EC i 73/23/EWG.

Portuguese Este produto cumpre com as normas da Diretiva Européia 2004/108/EC & 2006/95/EC.

Español Este producto cumple con las normas del Directivo Europeo 2004/108/EC & 2006/95/EC.

Slovensky Tento produkt je v súlade s ustanoveniami európskych direktív 2004/108/EC a 2006/95/EC.

Slovenščina Izdelek je skladen z določbami evropskih direktiv 2004/108/EC in 2006/95/EC.

Svenska Denna produkt har tillverkats i enlighet med EG-direktiv 2004/108/EC & 2006/95/EC.

Türkçe Bu ürün, Avrupa Birliği'nin 2004/108/EC ve 2006/95/EC yönergelerine uyar.

5.1.3 Product Ecology Statements

The following information is provided to address worldwide product ecology concerns and regulations.

5.1.3.1 Disposal Considerations

This product contains the following materials that may be regulated upon disposal: lead solder on the printed wiring board assembly.

5.1.3.2 Recycling Considerations

As part of its commitment to environmental responsibility, Intel has implemented the Intel Product Recycling Program to allow retail consumers of Intel's branded products to return used products to selected locations for proper recycling.

Please consult the http://www.intel.com/intel/other/ehs/product_ecology for the details of this program, including the scope of covered products, available locations, shipping instructions, terms and conditions, etc.

中文

作为其对环境责任之承诺的部分,英特尔已实施 Intel Product Recycling Program (英特尔产品回收计划),以允许英特尔品牌产品的零售消费者将使用过的产品退还至指定地点作恰当的重复使用处理。

请参考http://www.intel.com/intel/other/ehs/product_ecology 了解此计划的详情,包括涉及产品之范围、回收地点、运送指导、条款和条件等。

Deutsch

Als Teil von Intels Engagement für den Umweltschutz hat das Unternehmen das Intel Produkt-Recyclingprogramm implementiert, das Einzelhandelskunden von Intel Markenprodukten ermöglicht, gebrauchte Produkte an ausgewählte Standorte für ordnungsgemäßes Recycling zurückzugeben.

Details zu diesem Programm, einschließlich der darin eingeschlossenen Produkte, verfügbaren Standorte, Versandanweisungen, Bedingungen usw., finden Sie auf der http://www.intel.com/intel/other/ehs/product_ecology

Español

Como parte de su compromiso de responsabilidad medioambiental, Intel ha implantado el programa de reciclaje de productos Intel, que permite que los consumidores al detalle de los productos Intel devuelvan los productos usados en los lugares seleccionados para su correspondiente reciclado.

Consulte la http://www.intel.com/intel/other/ehs/product ecology para ver los detalles del programa, que incluye los productos que abarca, los lugares disponibles, instrucciones de envío, términos y condiciones, etc.

Français

Dans le cadre de son engagement pour la protection de l'environnement, Intel a mis en œuvre le programme Intel Product Recycling Program (Programme de recyclage des produits Intel) pour permettre aux consommateurs de produits Intel de recycler les produits usés en les retournant à des adresses spécifiées.

Visitez la page Web http://www.intel.com/intel/other/ehs/product_ecology pour en savoir plus sur ce programme, à savoir les produits concernés, les adresses disponibles, les instructions d'expédition, les conditions générales, etc.

日本語

インテルでは、環境保護活動の一環として、使い終えたインテル ブランド製品を指定の場所へ返送していただき、リサイクルを適切に行えるよう、インテル製品リサイクル プログラムを発足させました。

対象製品、返送先、返送方法、ご利用規約など、このプログラムの詳細情報は、http://www.intel.com/intel/other/ehs/product_ecology (英語)をご覧ください。

Malay

Sebagai sebahagian daripada komitmennya terhadap tanggungjawab persekitaran, Intel telah melaksanakan Program Kitar Semula Produk untuk membenarkan pengguna-pengguna runcit produk jenama Intel memulangkan produk terguna ke lokasi-lokasi terpilih untuk dikitarkan semula dengan betul.

Sila rujuk http://www.intel.com/intel/other/ehs/product_ecology untuk mendapatkan butir-butir program ini, termasuklah skop produk yang dirangkumi, lokasi-lokasi tersedia, arahan penghantaran, terma & syarat, dsb.

Portuguese

Como parte deste compromisso com o respeito ao ambiente, a Intel implementou o Programa de Reciclagem de Produtos para que os consumidores finais possam enviar produtos Intel usados para locais selecionados, onde esses produtos são reciclados de maneira adequada.

Consulte o site http://www.intel.com/intel/other/ehs/product_ecology (em Inglês) para obter os detalhes sobre este programa, inclusive o escopo dos produtos cobertos, os locais disponíveis, as instruções de envio, os termos e condições, etc.

Russian

В качестве части своих обязательств к окружающей среде, в Intel создана программа утилизации продукции Intel (Product Recycling Program) для предоставления конечным пользователям марок продукции Intel возможности возврата используемой продукции в специализированные пункты для должной утилизации.

Пожалуйста, обратитесь на веб-сайт

http://www.intel.com/intel/other/ehs/product ecology за информацией об этой программе, принимаемых продуктах, местах приема, инструкциях об отправке, положениях и условиях и т.д.

Türkçe

Intel, çevre sorumluluğuna bağımlılığının bir parçası olarak, perakende tüketicilerin Intel markalı kullanılmış ürünlerini belirlenmiş merkezlere iade edip uygun şekilde geri dönüştürmesini amaçlayan Intel Ürünleri Geri Dönüşüm Programı'nı uygulamaya koymuştur.

Bu programın ürün kapsamı, ürün iade merkezleri, nakliye talimatları, kayıtlar ve şartlar v.s dahil bütün ayrıntılarını ögrenmek için lütfen http://www.intel.com/intel/other/ehs/product_ecology

Web sayfasına gidin.

5.1.3.3 Lead Free Desktop Board

This Intel Desktop Board is a European Union Restriction of Hazardous Substances (EU RoHS Directive 2002/95/EC) compliant product. EU RoHS restricts the use of six materials. One of the six restricted materials is lead.

This Intel Desktop Board is lead free although certain discrete components used on the board contain a small amount of lead which is necessary for component performance and/or reliability. This Intel Desktop Board is referred to as "Lead-free second level interconnect." The board substrate and the solder connections from the board to the components (second-level connections) are all lead free.

China bans the same substances and has the same limits as EU RoHS; however it requires different product marking and controlled substance information. The required mark shows the Environmental Friendly Usage Period (EFUP). The EFUP is defined as the number of years for which controlled listed substances will not leak or chemically deteriorate while in the product.

Table 40 shows the various forms of the "Lead-Free 2nd Level Interconnect" mark as it appears on the board and accompanying collateral.

Table 40. Lead-Free Board Markings

Description

Lead-Free 2nd Level Interconnect: This symbol is used to identify electrical and electronic assemblies and components in which the lead (Pb) concentration level in the desktop board substrate and the solder connections from the board to the components (second-level interconnect) is not greater than 0.1% by weight (1000 ppm).

Mark



2nd Level Interconnect

or



2nd IvI Intct

or



2LI

5.1.4 EMC Regulations

Intel Desktop Board DP55WB complies with the EMC regulations stated in Table 41 when correctly installed in a compatible host system.

Table 41. EMC Regulations

| Regulation | Title | | |
|---|---|--|--|
| FCC 47 CFR Part 15, Subpart B | Title 47 of the Code of Federal Regulations, Part15, Subpart B, Radio Frequency Devices. (USA) | | |
| ICES-003 Issue 4 | Interference-Causing Equipment Standard, Digital Apparatus. (Canada) | | |
| EN55022:2006 | Limits and methods of measurement of Radio Interference Characteristics of Information Technology Equipment. (European Union) | | |
| EN55024:1998 | Information Technology Equipment – Immunity Characteristics Limits and methods of measurement. (European Union) | | |
| EN55022:2006 | Australian Communications Authority, Standard for Electromagnetic Compatibility. (Australia and New Zealand) | | |
| CISPR 22:2005 Limits and methods of measurement of Radio Disturbance Cha +A1:2005 +A2:2006 Information Technology Equipment. (International) | | | |
| CISPR 24:1997 +A1:2001 +A2:2002 | Information Technology Equipment – Immunity Characteristics – Limits and Methods of Measurement. (International) | | |
| VCCI V-3/2007.04, Voluntary Control for Interference by Information Technology Equipme (Japan) | | | |
| KN-22, KN-24 | Korean Communications Commission – Framework Act on Telecommunications and Radio Waves Act (South Korea) | | |
| CNS 13438:2006 | Bureau of Standards, Metrology and Inspection (Taiwan) | | |

Japanese Kanji statement translation: this is a Class B product based on the standard of the Voluntary Control Council for Interference from Information Technology Equipment (VCCI). If this is used near a radio or television receiver in a domestic environment, it may cause radio interference. Install and use the equipment according to the instruction manual.

この装置は、情報処理装置等電波障害自主規制協議会(VCCI)の基準に基づくクラスB情報技術装置です。この装置は、家庭環境で使用することを目的としていますが、この装置がラジオやテレビジョン受信機に近接して使用されると、受信障害を引き起こすことがあります。

取扱説明書に従って正しい取り扱いをして下さい。

Korean Class B statement translation: this is household equipment that is certified to comply with EMC requirements. You may use this equipment in residential environments and other non-residential environments.

이 기기는 가정용으로 전자파적합등록을 한 기기로서 주거지역에서는 물론 모든 지역에서 사용할 수 있습니다.

5.1.5 Product Certification Markings (Board Level)

Intel Desktop Board DP55WB has the product certification markings shown in Table 42:

Table 42. Product Certification Markings

| | 1 |
|--|----------------------------|
| Description | Mark |
| UL joint US/Canada Recognized Component mark. Includes adjacent UL file number for Intel desktop boards: E210882. | c FLL® US |
| FCC Declaration of Conformity logo mark for Class B equipment. Includes Intel name and DP55WB model designation. | Trade Name Model Number |
| CE mark. Declaring compliance to European Union (EU) EMC directive and Low Voltage directive. | CE |
| Australian Communications Authority (ACA) and New Zealand Radio Spectrum Management (NZ RSM) C-tick mark. Includes adjacent Intel supplier code number, N-232. | C |
| Japan VCCI (Voluntary Control Council for Interference) mark. | VEI |
| S. Korea KCC (Korean Communications Commission) mark. Includes adjacent KCC certification number: CPU-DP55WB (B) | |
| Taiwan BSMI (Bureau of Standards, Metrology and Inspections) mark. Includes adjacent Intel company number, D33025. | € |
| Printed wiring board manufacturer's recognition mark. Consists of a unique UL recognized manufacturer's logo, along with a flammability rating (solder side). | V-0 |
| China RoHS/Environmentally Friendly Use Period Logo: This is an example of the symbol used on Intel Desktop Boards and associated collateral. The color of the mark may vary depending upon the application. The Environmental Friendly Usage Period (EFUP) for Intel Desktop Boards has been determined to be 10 years. | 10) |

5.2 **Battery Disposal Information**



A CAUTION

Risk of explosion if the battery is replaced with an incorrect type. Batteries should be recycled where possible. Disposal of used batteries must be in accordance with local environmental regulations.



PRECAUTION

Risque d'explosion si la pile usagée est remplacée par une pile de type incorrect. Les piles usagées doivent être recyclées dans la mesure du possible. La mise au rebut des piles usagées doit respecter les réglementations locales en vigueur en matière de protection de l'environnement.



FORHOLDSREGEL

Eksplosionsfare, hvis batteriet erstattes med et batteri af en forkert type. Batterier bør om muligt genbruges. Bortskaffelse af brugte batterier bør foregå i overensstemmelse med gældende miljølovgivning.



OBS!

Det kan oppstå eksplosjonsfare hvis batteriet skiftes ut med feil type. Brukte batterier bør kastes i henhold til gjeldende miljølovgivning.



VIKTIGT!

Risk för explosion om batteriet ersätts med felaktig batterityp. Batterier ska kasseras enligt de lokala miljövårdsbestämmelserna.



VARO

Räjähdysvaara, jos pariston tyyppi on väärä. Paristot on kierrätettävä, jos se on mahdollista. Käytetyt paristot on hävitettävä paikallisten ympäristömääräysten mukaisesti.



VORSICHT

Bei falschem Einsetzen einer neuen Batterie besteht Explosionsgefahr. Die Batterie darf nur durch denselben oder einen entsprechenden, vom Hersteller empfohlenen Batterietyp ersetzt werden. Entsorgen Sie verbrauchte Batterien den Anweisungen des Herstellers entsprechend.



AVVERTIMENTO

Esiste il pericolo di un esplosione se la pila non viene sostituita in modo corretto. Utilizzare solo pile uguali o di tipo equivalente a quelle consigliate dal produttore. Per disfarsi delle pile usate, seguire le istruzioni del produttore.



PRECAUCIÓN

Existe peligro de explosión si la pila no se cambia de forma adecuada. Utilice solamente pilas iquales o del mismo tipo que las recomendadas por el fabricante del equipo. Para deshacerse de las pilas usadas, siga igualmente las instrucciones del fabricante.



WAARSCHUWING

Er bestaat ontploffingsgevaar als de batterij wordt vervangen door een onjuist type batterij. Batterijen moeten zoveel mogelijk worden gerecycled. Houd u bij het weggooien van gebruikte batterijen aan de plaatselijke milieuwetgeving.



🔼 ATENCÃO

Haverá risco de explosão se a bateria for substituída por um tipo de bateria incorreto. As baterias devem ser recicladas nos locais apropriados. A eliminação de baterias usadas deve ser feita de acordo com as regulamentações ambientais da região.



AŚCIAROŽZNAŚĆ

Існуе рызыка выбуху, калі заменены акумулятар неправільнага тыпу. Акумулятары павінны, па магчымасці, перепрацоўвацца. Пазбаўляцца ад старых акумулятараў патрэбна згодна з мясцовым заканадаўствам па экалогіі.



UPOZORNÌNÍ

V případě výměny baterie za nesprávný druh může dojít k výbuchu. Je-li to možné, baterie by měly být recyklovány. Baterie je třeba zlikvidovat v souladu s místními předpisy o životním prostředí.



Προσοχή

Υπάρχει κίνδυνος για έκρηξη σε περίπτωση που η μπαταρία αντικατασταθεί από μία λανθασμένου τύπου. Οι μπαταρίες θα πρέπει να ανακυκλώνονται όταν κάτι τέτοιο είναι δυνατό. Η απόρριψη των χρησιμοποιημένων μπαταριών πρέπει να γίνεται σύμφωνα με τους κατά τόπο περιβαλλοντικούς κανονισμούς.



VIGYAZAT

Ha a telepet nem a megfelelő típusú telepre cseréli, az felrobbanhat. A telepeket lehetőség szerint újra kell hasznosítani. A használt telepeket a helyi környezetvédelmi előírásoknak megfelelően kell kiselejtezni.



🚹 注意

異なる種類の電池を使用すると、爆発の危険があります。リサイクル が可能な地域であれば、電池をリサイクルしてください。使用後の電 池を破棄する際には、地域の環境規制に従ってください。



AWAS

Risiko letupan wujud jika bateri digantikan dengan jenis yang tidak betul. Bateri sepatutnya dikitar semula jika boleh. Pelupusan bateri terpakai mestilah mematuhi peraturan alam sekitar tempatan.



OSTRZEŻENIE

Istnieje niebezpieczeństwo wybuchu w przypadku zastosowania niewłaściwego typu baterii. Zużyte baterie należy w miarę możliwości utylizować zgodnie z odpowiednimi przepisami ochrony środowiska.



PRECAUȚIE

Risc de explozie, dacă bateria este înlocuită cu un tip de baterie necorespunzător. Bateriile trebuie reciclate, dacă este posibil. Depozitarea bateriilor uzate trebuie să respecte reglementările locale privind protecția mediului.



ВНИМАНИЕ

При использовании батареи несоответствующего типа существует риск ее взрыва. Батареи должны быть утилизированы по возможности. Утилизация батарей должна проводится по правилам, соответствующим местным требованиям.



UPOZORNENIE

Ak batériu vymeníte za nesprávny typ, hrozí nebezpečenstvo jej výbuchu. Batérie by sa mali podľa možnosti vždy recyklovať. Likvidácia použitých batérií sa musí vykonávať v súlade s miestnymi predpismi na ochranu životného prostredia.



🖺 POZOR

Zamenjava baterije z baterijo drugačnega tipa lahko povzroči eksplozijo. Če je mogoče, baterije reciklirajte. Rabljene baterije zavrzite v skladu z lokalnimi okoljevarstvenimi predpisi.



🔼 คำเตือน

ระวังการระเบิดที่เกิดจากเปลี่ยนแบตเตอรี่ผิดประเภท หากเป็นไปได้ ควรนำแบตเตอรี่ไปรีไซเคิล การ ทิ้งแบตเตอรี่ใช้แล้วต้องเป็นไปตามกฎข้อบังคับด้านสิ่งแวดล้อมของท้องถิ่น.



UYARI

Yanlış türde pil takıldığında patlama riski vardır. Piller mümkün olduğunda geri dönüştürülmelidir. Kullanılmış piller, yerel çevre yasalarına uygun olarak atılmalıdır.



🔼 ОСТОРОГА

Використовуйте батареї правильного типу, інакше існуватиме ризик вибуху. Якщо можливо, використані батареї слід утилізувати. Утилізація використаних батарей має бути виконана згідно місцевих норм, що регулюють охорону довкілля.

Intel Desktop Board DP55WB Technical Product Specification



\Lambda UPOZORNĚNÍ

V případě výměny baterie za nesprávný druh může dojít k výbuchu. Je-li to možné, baterie by měly být recyklovány. Baterie je třeba zlikvidovat v souladu s místními předpisy o životním prostředí.



ETTEVAATUST

Kui patarei asendatakse uue ebasobivat tüüpi patareiga, võib tekkida plahvatusoht. Tühjad patareid tuleb võimaluse korral viia vastavasse kogumispunkti. Tühjade patareide äraviskamisel tuleb järgida kohalikke keskkonnakaitse alaseid reegleid.



FIGYELMEZTETÉS

Ha az elemet nem a megfelelő típusúra cseréli, felrobbanhat. Az elemeket lehetőség szerint újra kell hasznosítani. A használt elemeket a helyi környezetvédelmi előírásoknak megfelelően kell kiseleitezni.



UZMANĪBU

Pastāv eksplozijas risks, ja baterijas tiek nomainītas ar nepareiza veida baterijām. Ja iespējams, baterijas vajadzētu nodot attiecīgos pieņemšanas punktos. Bateriju izmešanai atkritumos jānotiek saskaņā ar vietējiem vides aizsardzības noteikumiem.



DĖMESIO

Naudojant netinkamo tipo baterijas įrenginys gali sprogti. Kai tik įmanoma, baterijas reikia naudoti pakartotinai. Panaudotas baterijas išmesti būtina pagal vietinius aplinkos apsaugos nuostatus.



ATTENZJONI

Riskju ta' splużjoni jekk il-batterija tinbidel b'tip ta' batterija mhux korrett. Il-batteriji għandhom jiġu riċiklati fejn hu possibbli. Ir-rimi ta' batteriji użati għandu jsir skond ir-regolamenti ambjentali lokali.



OSTRZEŻENIE

Ryzyko wybuchu w przypadku wymiany na baterie niewłaściwego typu. W miarę możliwości baterie należy poddać recyklingowi. Zużytych baterii należy pozbywać się zgodnie z lokalnie obowiązującymi przepisami w zakresie ochrony środowiska.