

# Intel® Desktop Board D945PLM Technical Product Specification

May 2005

Order Number: D14071-001US

# **Revision History**

Revision	Revision History	Date
-001	First release of the Intel® Desktop Board D945PLM Technical Product Specification.	May 2005

This product specification applies to only the standard Intel Desktop Board D945PLM with BIOS identifier SN94510J.86A.

Changes to this specification will be published in the Intel Desktop Board D945PLM Specification Update before being incorporated into a revision of this document.

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. INTEL PRODUCTS ARE NOT INTENDED FOR USE IN MEDICAL, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS.

All Intel desktop boards are evaluated as Information Technology Equipment (I.T.E.) for use in personal computers (PC) for installation in homes, offices, schools, computer rooms, and similar locations. The suitability of this product for other PC or embedded non-PC applications or other environments, such as medical, industrial, alarm systems, test equipment, etc. may not be supported without further evaluation by Intel.

Intel Corporation may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Intel<sup>®</sup> desktop boards may contain design defects or errors known as errata, which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation P.O. Box 5937 Denver, CO 80217-9808

or call in North America 1-800-548-4725, Europe 44-0-1793-431-155, France 44-0-1793-421-777, Germany 44-0-1793-421-333, other Countries 708-296-9333.

Intel, Pentium, and Celeron are registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

\* Other names and brands may be claimed as the property of others.

Copyright © 2005, Intel Corporation. All rights reserved.

### **Preface**

This Technical Product Specification (TPS) specifies the board layout, components, connectors, power and environmental requirements, and the BIOS for the Intel® Desktop Board D945PLM. It describes the standard product and available manufacturing options.

### **Intended Audience**

The TPS is intended to provide detailed, technical information about the Desktop Board D945PLM and its components to the vendors, system integrators, and other engineers and technicians who need this level of information. It is specifically *not* intended for general audiences.

### What This Document Contains

Chapter	Description
1	A description of the hardware used on the Desktop Board D945PLM
2	A map of the resources of the Desktop Board
3	The features supported by the BIOS Setup program
4	A description of the BIOS error messages, beep codes, and POST codes

## **Typographical Conventions**

This section contains information about the conventions used in this specification. Not all of these symbols and abbreviations appear in all specifications of this type.

### Notes, Cautions, and Warnings



Notes call attention to important information.

### INTEGRATOR'S NOTES

Integrator's notes are used to call attention to information that may be useful to system integrators.



### **CAUTION**

Cautions are included to help you avoid damaging hardware or losing data.

### MARNING

Warnings indicate conditions, which if not observed, can cause personal injury.

# **Other Common Notation**

#	Used after a signal name to identify an active-low signal (such as USBP0#)
(NxnX)	When used in the description of a component, N indicates component type, xn are the relative coordinates of its location on the Desktop Board D945PLM, and X is the instance of the particular part at that general location. For example, J5J1 is a connector, located at 5J. It is the first connector in the 5J area.
GB	Gigabyte (1,073,741,824 bytes)
GB/sec	Gigabytes per second
Gbits/sec	Gigabits per second
KB	Kilobyte (1024 bytes)
Kbit	Kilobit (1024 bits)
kbits/sec	1000 bits per second
MB	Megabyte (1,048,576 bytes)
MB/sec	Megabytes per second
Mbit	Megabit (1,048,576 bits)
Mbit/sec	Megabits per second
xxh	An address or data value ending with a lowercase h indicates a hexadecimal value.
x.x V	Volts. Voltages are DC unless otherwise specified.
*	This symbol is used to indicate third-party brands and names that are the property of their respective owners.

# **Contents**

1	Product Description			
	1.1	Overview	· ·	10
		1.1.1	Feature Summary	10
		1.1.2	Manufacturing Options	11
		1.1.3	Board Layout	12
			Block Diagram	
	1.2	Online Su	upport	15
	1.3		r	
	1.4		Memory	
			Memory Configurations	
	1.5		5P Chipset	
			USB	
			IDE Support	
			Real-Time Clock, CMOS SRAM, and Battery	
	1.6		ess* Connectors	
	1.7		94a Connectors (Optional)	
	1.8		O Controller	
			Serial Port	
		-	Parallel Port	
			Diskette Drive Controller	
			Keyboard and Mouse Interface	
	1.9		bsystem	
			Audio Subsystem Software	
			Audio Connectors	
			6-Channel (5.1) Audio Subsystem	
	1.10		system	
			LAN Subsystem Software	
			10/100 Mbits/sec LAN Subsystem	
			Gigabit LAN Subsystem	
	1 11		Management Subsystem	
			Hardware Monitoring and Fan Control ASIC	
			Chassis Intrusion and Detection	
			Fan Monitoring	
			Thermal Monitoring	
	1 12		anagement	
	1.12		ACPI	
			Hardware Support	
	1 13		Platform Module (Optional)	
	1.13	Trusteu i	lationii Moddie (Optional)	
2	Tec		eference	
	2.1		on	
	2.2		Resources	
			Addressable Memory	
			Memory Map	
	2.3	DMA Cha	annels	41

### Intel Desktop Board D945PLM Technical Product Specification

	2.4	rixeu i/c	O Map	42
	2.5	PCI Cor	figuration Space Map	43
	2.6		ts	
	2.7	PCI Cor	nventional Interrupt Routing Map	45
	2.8		tors	
		2.8.1	Back Panel Connectors	
		2.8.2	Component-side Connectors	
	2.9	Jumper	Block	
	2.10		ical Considerations	
		2.10.1	Form Factor	
		2.10.2	I/O Shield	
	2.11	_	al Considerations	
		2.11.1	DC Loading	
		2.11.2	Add-in Board Considerations	
		2.11.3	Fan Connector Current Capability	
		2.11.4	Power Supply Considerations	
	2.12		Considerations	
			ty	
			mental	
			ory Compliance	
		2.15.1	Safety Regulations	
		2.15.2	EMC Regulations	
		2.15.3	European Union Declaration of Conformity Statement	
		2.15.4	Recycling Considerations	
		2.15.5	Product Certification Markings (Board Level)	68
2	Ove		<u> </u>	68
3		rview c	of BIOS Features	
3	3.1	erview o	of BIOS Features	69
3	3.1 3.2	erview of Introduct BIOS Fla	of BIOS Features tionash Memory Organization	69 70
3	3.1	erview of Introduct BIOS Fla Resource	of BIOS Features  tionash Memory Organizationee Configuration	69 70
3	3.1 3.2	Introduction BIOS Flater Resource 3.3.1	of BIOS Features  tionash Memory Organizationse Configuration	69 70 70
3	3.1 3.2 3.3	Introduction BIOS Flance Resource 3.3.1 3.3.2	of BIOS Features  tion  ash Memory Organization  ce Configuration  PCI Autoconfiguration  PCI IDE Support	69 70 70
3	3.1 3.2 3.3	Introduction BIOS FIS Resource 3.3.1 3.3.2 System	of BIOS Features  tion  ash Memory Organization  ce Configuration  PCI Autoconfiguration  PCI IDE Support  Management BIOS (SMBIOS)	69 70 70 70
3	3.1 3.2 3.3 3.4 3.5	Introduct BIOS FI Resource 3.3.1 3.3.2 System Legacy	of BIOS Features  tion	69 70 70 70 71
3	3.1 3.2 3.3	Introduction BIOS Flances Resource 3.3.1 3.3.2 System Legacy BIOS Up	of BIOS Features  Ition  ash Memory Organization  E Configuration  PCI Autoconfiguration  PCI IDE Support  Management BIOS (SMBIOS)  USB Support  Endates	69 70 70 70 71 71
3	3.1 3.2 3.3 3.4 3.5	Introduction BIOS Flances 3.3.1 3.3.2 System Legacy BIOS Up 3.6.1	of BIOS Features  tion  ash Memory Organization  ee Configuration  PCI Autoconfiguration  PCI IDE Support  Management BIOS (SMBIOS)  USB Support  bodates  Language Support	69 70 70 70 71 71
3	3.1 3.2 3.3 3.4 3.5 3.6	Introduct BIOS FI Resource 3.3.1 3.3.2 System Legacy BIOS Up 3.6.1 3.6.2	of BIOS Features  Ition  ash Memory Organization  Expected Configuration  PCI Autoconfiguration  PCI IDE Support  Management BIOS (SMBIOS)  USB Support  Expected Codates  Language Support  Custom Splash Screen	
3	3.1 3.2 3.3 3.4 3.5	Introduct BIOS FI Resource 3.3.1 3.3.2 System Legacy BIOS Up 3.6.1 3.6.2 Boot Op	of BIOS Features  Ition  ash Memory Organization  Expected Configuration  PCI Autoconfiguration  PCI IDE Support  Management BIOS (SMBIOS)  USB Support  Expected Codates  Language Support  Custom Splash Screen  Intions	69 70 70 71 71 72 72
3	3.1 3.2 3.3 3.4 3.5 3.6	Introduct BIOS FI Resource 3.3.1 3.3.2 System Legacy BIOS Up 3.6.1 3.6.2 Boot Op 3.7.1	of BIOS Features  Ition  ash Memory Organization  Expected Configuration  PCI Autoconfiguration  PCI IDE Support  Management BIOS (SMBIOS)  USB Support  Odates  Language Support  Custom Splash Screen  Itions  CD-ROM Boot	
3	3.1 3.2 3.3 3.4 3.5 3.6	Introduction BIOS Flances and State	of BIOS Features  Ition  ash Memory Organization  E Configuration  PCI Autoconfiguration  PCI IDE Support  Management BIOS (SMBIOS)  USB Support  Edates  Language Support  Custom Splash Screen  Itions  CD-ROM Boot  Network Boot	
3	3.1 3.2 3.3 3.4 3.5 3.6	Introduction BIOS FIRESOURCE 3.3.1 3.3.2 System Legacy BIOS Up 3.6.1 3.6.2 Boot Op 3.7.1 3.7.2 3.7.3	of BIOS Features  Ition  ash Memory Organization  Expected Configuration  PCI Autoconfiguration  PCI IDE Support  Management BIOS (SMBIOS)  USB Support  Expected Codates  Language Support  Custom Splash Screen  Itions  CD-ROM Boot  Network Boot  Booting Without Attached Devices	
3	3.1 3.2 3.3 3.4 3.5 3.6	Introduct BIOS FI Resource 3.3.1 3.3.2 System Legacy BIOS Up 3.6.1 3.6.2 Boot Op 3.7.1 3.7.2 3.7.3 3.7.4	of BIOS Features  Ition  ash Memory Organization  Expected Configuration  PCI Autoconfiguration  PCI IDE Support  Management BIOS (SMBIOS)  USB Support  Codates  Language Support  Custom Splash Screen  Intions  CD-ROM Boot  Network Boot  Booting Without Attached Devices  Changing the Default Boot Device During POST	
3	3.1 3.2 3.3 3.4 3.5 3.6	Introduct BIOS FI Resource 3.3.1 3.3.2 System Legacy BIOS Up 3.6.1 3.6.2 Boot Op 3.7.1 3.7.2 3.7.3 3.7.4 Adjustin	of BIOS Features  Ition  ash Memory Organization  Expected Configuration  PCI Autoconfiguration  PCI IDE Support  Management BIOS (SMBIOS)  USB Support  Codates  Language Support  Custom Splash Screen  Itions  CD-ROM Boot  Network Boot  Booting Without Attached Devices  Changing the Default Boot Device During POST  g Boot Speed	
3	3.1 3.2 3.3 3.4 3.5 3.6	Introduct BIOS FI Resource 3.3.1 3.3.2 System Legacy BIOS Up 3.6.1 3.6.2 Boot Op 3.7.1 3.7.2 3.7.3 3.7.4 Adjustin 3.8.1	of BIOS Features  Ition  ash Memory Organization  E Configuration  PCI Autoconfiguration  PCI IDE Support  Management BIOS (SMBIOS)  USB Support  Custom Splash Screen  Itions  CD-ROM Boot  Network Boot  Booting Without Attached Devices  Changing the Default Boot Device During POST  g Boot Speed  Peripheral Selection and Configuration	
3	3.1 3.2 3.3 3.4 3.5 3.6	Introduction BIOS FIRESOURCE 3.3.1 3.3.2 System Legacy BIOS Up 3.6.1 3.6.2 Boot Op 3.7.1 3.7.2 3.7.3 3.7.4 Adjustin 3.8.1 3.8.2	of BIOS Features  Ition  ash Memory Organization  Expected Configuration  PCI Autoconfiguration  PCI IDE Support  Management BIOS (SMBIOS)  USB Support  Codates  Language Support  Custom Splash Screen  Itions  CD-ROM Boot  Network Boot  Booting Without Attached Devices  Changing the Default Boot Device During POST  g Boot Speed	

4	Erre	or Messages and Beep Codes	
	4.1	Speaker	77
	4.2	BIOS Beep Codes	
	4.3	BIOS Error Messages	
	4.4	Port 80h POST Codes	
Fi	gure		
	1.	Board Components	
	2.	Block Diagram	
	3.	Memory Channel and DIMM Configuration	17
	4.	Dual Channel (Interleaved) Mode Configuration with Two DIMMs	18
	5.	Dual Channel (Interleaved) Mode Configuration with Three DIMMs	
	6.	Dual Channel (Interleaved) Mode Configuration with Four DIMMs	
	7.	Single Channel (Asymmetric) Mode Configuration with One DIMM	
	8.	Single Channel (Asymmetric) Mode Configuration with Three DIMMs	
	9.	Front/Back Panel Audio Connector Options for 6-Channel (5.1) Audio Subsystem	
	10.	6-Channel (5.1) Audio Subsystem Block Diagram	
	11.	LAN Connector LED Locations	
	12.	LAN Connector LED Locations	
	13.	Thermal Sensors and Fan Connectors	
	14.	Location of the Standby Power Indicator LED	
	15.	Detailed System Memory Address Map	
	16.	Back Panel Connectors	
	17.	Component-side Connectors	
	18.	Connection Diagram for Front Panel Connector	
	19.	Connection Diagram for Front Panel USB Connectors	
	20.	Connection Diagram for IEEE 1394a Connectors	
	21.	Location of the Jumper Block	
	22.	Board Dimensions	
	23.	I/O Shield Dimensions	
	24.	Processor Heatsink for Omni-directional Airflow	_
	25.	Localized High Temperature Zones	62
Та	bles	<b>;</b>	
	1.	Feature Summary	10
	2.	Manufacturing Options	
	3.	Board Components Shown in Figure 1	13
	4.	Supported Memory Configurations	
	5.	LAN Connector LED States	
	6.	LAN Connector LED States	29
	7.	Effects of Pressing the Power Switch	32
	8.	Power States and Targeted System Power	
	9.	Wake-up Devices and Events	
	10.	System Memory Map	
	11.	DMA Channels	
	12.	I/O Map	
	13.	PCI Configuration Space Map	

### Intel Desktop Board D945PLM Technical Product Specification

14.	Interrupts	44
15.	PCI Interrupt Routing Map	
16.	Back Panel Connectors Shown in Figure 16	47
17.	Component-side Connectors Shown in Figure 17	
18.	Front Panel Audio Connector	
19.	Chassis Intrusion Connector	50
20.	SCSI Hard Drive Activity LED Connector (Optional)	50
21.	Serial ATA Connectors	
22.	Processor Fan Connector	51
23.	Front and Rear Chassis Fan Connectors	51
24.	Main Power Connector	
25.	ATX12V Power Connector	52
26.	Auxiliary Front Panel Power/Sleep LED Connector	52
27.	Front Panel Connector	
28.	States for a One-Color Power LED	
29.	States for a Two-Color Power LED	
30.	BIOS Setup Configuration Jumper Settings	56
31.	DC Loading Characteristics	59
32.	Fan Connector Current Capability	60
33.	Thermal Considerations for Components	63
34.	Environmental Specifications	64
35.	Safety Regulations	65
36.	EMC Regulations	65
37.	Product Certification Markings	
38.	BIOS Setup Program Menu Bar	70
39.	BIOS Setup Program Function Keys	70
40.	Boot Device Menu Options	
41.	Supervisor and User Password Functions	
42.	Beep Codes	77
43.	BIOS Error Messages	77
44.	Port 80h POST Code Ranges	78
45.	Port 80h POST Codes	
46.	Typical Port 80h POST Sequence	82

# 1 Product Description

# **What This Chapter Contains**

1.1	Overview	. 10
1.2	Online Support	. 15
1.3	Processor	. 15
1.4	System Memory	. 16
1.5	Intel® 945P Chipset	. 21
1.6	PCI Express Connectors	. 23
1.7	IEEE-1394a Connectors (Optional)	. 24
1.8	Legacy I/O Controller	. 24
1.9	Audio Subsystem	. 25
1.10	LAN Subsystem	. 27
1.11	Hardware Management Subsystem	. 30
1.12	Power Management	. 32
	Trusted Platform Module (Optional)	

## 1.1 Overview

## 1.1.1 Feature Summary

Table 1 summarizes the major features of the board.

Table 1. Feature Summary

Form Factor	microATX (9.60 inches by 9.60 inches [243.84 millimeters by 243.84 millimeters])
Processor	Support for an Intel® Pentium® 4 processor in an LGA775 socket with a 1066, 800, or 533 MHz system bus
Memory	Four 240-pin DDR2 SDRAM Dual Inline Memory Module (DIMM) sockets
	<ul> <li>Support for DDR2 667, DDR2 533, or DDR2 400 MHz DIMMs</li> </ul>
	Support for up to 4 GB of system memory
Chipset	Intel® 945P Chipset, consisting of:
	Intel® 82945P Memory Controller Hub (MCH)
	Intel® 82801G I/O Controller Hub (ICH7)
Video	One PCI Express* x16 bus add-in card connector
Audio	6-channel (5.1) audio subsystem with three analog audio outputs using the Sigmatel* 9220 audio codec
Legacy I/O Control	Legacy I/O controller for diskette drive, serial, parallel, and PS/2* ports
USB	Support for USB 2.0 devices
Peripheral	Eight USB ports
Interfaces	One serial port
	One parallel port
	Four Serial ATA interfaces
	<ul> <li>One Parallel ATA IDE interface with UDMA 33, ATA-66/100 support</li> </ul>
	One diskette drive interface
	PS/2 keyboard and mouse ports
LAN Support	Refer to Table 2 on page 11 for a description of LAN subsystem options.
BIOS	Intel® BIOS (resident in the SPI Flash device)
	<ul> <li>Support for Advanced Configuration and Power Interface (ACPI), Plug and Play, and SMBIOS</li> </ul>
Expansion	Two PCI Conventional* bus connectors
Capabilities	One PCI Express x1 bus add-in card connector
	One PCI Express x16 bus add-in card connector
Instantly Available	Support for PCI Local Bus Specification Revision 2.3
PC Technology	Support for PCI Express Revision 1.0a
	Suspend to RAM support
	<ul> <li>Wake on PCI, RS-232, front panel, PS/2 devices, and USB ports</li> </ul>
Hardware Monitor	Hardware monitoring and fan control ASIC
Subsystem	Voltage sense to detect out of range power supply voltages
	Thermal sense to detect out of range thermal values
	Three fan connectors
	Three fan sense inputs used to monitor fan activity
	Fan speed control

### 1.1.2 Manufacturing Options

Table 2 describes the manufacturing options. Not every manufacturing option is available in all marketing channels. Please contact your Intel representative to determine which manufacturing options are available to you.


**Table 2. Manufacturing Options** 

IEEE-1394a Interface	IEEE-1394a controller and three IEEE-1394a connectors (one back panel connector, two front-panel connectors)
LAN subsystem	The board provides one of the following:
	Gigabit (10/100/1000 Mbits/sec) LAN subsystem using the Intel® 82573V/82574V Gigabit Ethernet Controller
	10/100 Mbits/sec LAN subsystem using the Intel® 82562GX Platform LAN Connect (PLC) device
SCSI Hard Drive Activity LED Connector	Allows add-in hard drive controllers (SCSI or other) to use the same LED as the onboard IDE controller.
Trusted Platform Module (TPM), revision 1.2	A component that enhances platform security

For information about	Refer to
Available configurations for the board	Section 1.2, page 15

## 1.1.3 Board Layout

Figure 1 shows the location of the major components.



**Figure 1. Board Components** 

Table 3 lists the components identified in Figure 1.

Table 3. Board Components Shown in Figure 1

Item/callout from Figure 1	Description
A	Audio codec
В	Front panel audio connector
С	Ethernet device
D	PCI Conventional bus add-in card connectors [2]
E	PCI Express x16 bus add-in card connector
F	Back panel connectors
G	+12V power connector (ATX12V)
Н	Rear chassis fan connector
I	LGA775 processor socket
J	Intel 82945P MCH
K	Processor fan connector
L	DIMM Channel A sockets [2]
M	DIMM Channel B sockets [2]
N	SCSI LED connector (optional)
0	Legacy I/O controller
Р	Power connector
Q	Diskette drive connector
R	Parallel ATA IDE connector
S	Battery
Т	Front chassis fan connector
U	BIOS Setup configuration jumper block
V	Serial ATA connectors [4]
W	Auxiliary front panel power LED connector
X	Front panel connector
Υ	Front panel USB connectors [2]
Z	Chassis intrusion connector
AA	Intel 82801G I/O Controller Hub (ICH7)
BB	SPI flash device
CC	IEEE-1394a controller (optional)
DD	Front panel IEEE-1394a connectors (optional) [2]
EE	Speaker
FF	PCI Express x1 bus add-in card connector

### 1.1.4 Block Diagram

Figure 2 is a block diagram of the major functional areas.




Figure 2. Block Diagram

# 1.2 Online Support

To find information about	Visit this World Wide Web site:
Intel® Desktop Board D945PLM under "Desktop Board Products" or "Desktop	http://www.intel.com/design/motherbd
Board Support"	http://support.intel.com/support/motherboards/desktop
Available configurations for the Desktop Board D945PLM	http://developer.intel.com/design/motherbd/lm/lm_available.htm
Processor data sheets	http://www.intel.com/design/litcentr
ICH7 addressing	http://developer.intel.com/products/chipsets
Custom splash screens	http://intel.com/design/motherbd/gen_indx.htm
Audio software and utilities	http://www.intel.com/design/motherbd
LAN software and drivers	http://www.intel.com/design/motherbd
Supported video modes	http://www.intel.com/design/motherbd/lm/lm_documentation.htm
Intel® Active Management Technology	http://www.intel.com/technology/manage/iamt/index.htm

### 1.3 Processor

The board is designed to support Intel Pentium 4 processors in an LGA775 processor socket with a 1066, 800, or 533 MHz system bus. See the Intel web site listed below for the most up-to-date list of supported processors.

For information about	Refer to:
Supported processors	http://www.intel.com/design/motherbd/lm/lm_proc.htm



# 1 CAUTION

Use only the processors listed on web site above. Use of unsupported processors can damage the board, the processor, and the power supply.

### **MINITEGRATOR'S NOTE**

Use only ATX12V-compliant power supplies.

For information about	Refer to
Power supply connectors	Section 2.8.2.1, page 51

### 1.4 System Memory

The board has four DIMM sockets and support the following memory features:

- 1.8 V (only) DDR2 SDRAM DIMMs with gold-plated contacts
- Unbuffered, single-sided or double-sided DIMMs with the following restriction:
  - Double-sided DIMMS with x16 organization are not supported.
- 4 GB maximum total system memory. Refer to Section 2.2.1 on page 39 for information on the total amount of addressable memory.
- Minimum total system memory: 128 MB
- Non-ECC DIMMs
- Serial Presence Detect
- DDR2 667, DDR2 533, or DDR2 400 MHz SDRAM DIMMs

### NOTES

- Remove the PCI Express x16 video card before installing or upgrading memory to avoid interference with the memory retention mechanism.
- To be fully compliant with all applicable DDR SDRAM memory specifications, the board should be populated with DIMMs that support the Serial Presence Detect (SPD) data structure. This allows the BIOS to read the SPD data and program the chipset to accurately configure memory settings for optimum performance. If non-SPD memory is installed, the BIOS will attempt to correctly configure the memory settings, but performance and reliability may be impacted or the DIMMs may not function under the determined frequency.

Table 4 lists the supported DIMM configurations.

**Table 4. Supported Memory Configurations** 

DIMM Capacity	Configuration	SDRAM Density	SDRAM Organization Front-side/Back-side	Number of SDRAM Devices
128 MB	SS	256 Mbit	16 M x 16/empty	4
256 MB	SS	256 Mbit	32 M x 8/empty	8
256 MB	SS	512 Mbit	32 M x 16/empty	4
512 MB	DS	256 Mbit	32 M x 8/32 M x 8	16
512 MB	SS	512 Mbit	64 M x 8/empty	8
512 MB	SS	1 Gbit	64 M x 16/empty	4
1024 MB	DS	512 Mbit	64 M x 8/64 M x 8	16
1024 MB	SS	1 Gbit	128 M x 8/empty	8
2048 MB	DS	1 Gbit	128 M x 8/128 M x 8	16

Note: In the second column, "DS" refers to double-sided memory modules (containing two rows of SDRAM) and "SS" refers to single-sided memory modules (containing one row of SDRAM).

### **X** INTEGRATOR'S NOTE

It is possible to install four 2048 MB (2 GB) modules for a total of 8 GB of system memory, however, only 4 GB of address space is available. Refer to Section 2.2.1, on page 39 for additional information on available memory.

### 1.4.1 Memory Configurations

The Intel 82945P MCH supports two types of memory organization:

- **Dual channel (Interleaved) mode.** This mode offers the highest throughput for real world applications. Dual channel mode is enabled when the installed memory capacities of both DIMM channels are equal. Technology and device width can vary from one channel to the other but the installed memory capacity for each channel must be equal. If different speed DIMMs are used between channels, the slowest memory timing will be used.
- **Single channel (Asymmetric) mode**. This mode is equivalent to single channel bandwidth operation for real world applications. This mode is used when only a single DIMM is installed or the memory capacities are unequal. Technology and device width can vary from one channel to the other. If different speed DIMMs are used between channels, the slowest memory timing will be used.

Figure 3 illustrates the memory channel and DIMM configuration.

#### ■> NOTE

The DIMM0 sockets of both channels are blue. The DIMM1 sockets of both channels are black.




Figure 3. Memory Channel and DIMM Configuration

### 1.4.1.1 Dual Channel (Interleaved) Mode Configurations

Figure 4 shows a dual channel configuration using two DIMMs. In this example, the DIMM0 (blue) sockets of both channels are populated with identical DIMMs.




Figure 4. Dual Channel (Interleaved) Mode Configuration with Two DIMMs

Figure 5 shows a dual channel configuration using three DIMMs. In this example, the combined capacity of the two DIMMs in Channel A equal the capacity of the single DIMM in the DIMM0 (blue) socket of Channel B.




Figure 5. Dual Channel (Interleaved) Mode Configuration with Three DIMMs

Figure 6 shows a dual channel configuration using four DIMMs. In this example, the combined capacity of the two DIMMs in Channel A equal the combined capacity of the two DIMMs in Channel B. Also, the DIMMs are matched between DIMM0 and DIMM1 of both channels.




Figure 6. Dual Channel (Interleaved) Mode Configuration with Four DIMMs

#### 1.4.1.2 Single Channel (Asymmetric) Mode Configurations

#### ■> NOTE

Dual channel (Interleaved) mode configurations provide the highest memory throughput.

Figure 7 shows a single channel configuration using one DIMM. In this example, only the DIMM0 (blue) socket of Channel A is populated. Channel B is not populated.




Figure 7. Single Channel (Asymmetric) Mode Configuration with One DIMM

Figure 8 shows a single channel configuration using three DIMMs. In this example, the combined capacity of the two DIMMs in Channel A does not equal the capacity of the single DIMM in the DIMM0 (blue) socket of Channel B.




Figure 8. Single Channel (Asymmetric) Mode Configuration with Three DIMMs

### 1.5 Intel® 945P Chipset

The Intel 945P chipset consists of the following devices:

- Intel 82945P Memory Controller Hub (MCH) with Direct Media Interface (DMI) interconnect
- Intel 82801G I/O Controller Hub (ICH7) with DMI interconnect

The MCH component provides interfaces to the CPU, memory, PCI Express, and the DMI interconnect. The ICH7 is a centralized controller for the board's I/O paths.

For information about	Refer to
The Intel 945P chipset	http://developer.intel.com/
Resources used by the chipset	Chapter 2

#### 1.5.1 USB

The board supports up to eight USB 2.0 ports, supports UHCI and EHCI, and uses UHCI- and EHCI-compatible drivers.

The ICH7 provides the USB controller for all ports. The port arrangement is as follows:

- Four ports are implemented with dual stacked back panel connectors adjacent to the audio connectors
- Four ports are routed to two separate front panel USB connectors

#### ■> NOTE

Computer systems that have an unshielded cable attached to a USB port may not meet FCC Class B requirements, even if no device is attached to the cable. Use shielded cable that meets the requirements for full-speed devices.

For information about	Refer to
The location of the USB connectors on the back panel	Figure 16, page 47
The location of the front panel USB connectors	Figure 17, page 48

### 1.5.2 IDE Support

The board provides five IDE interface connectors:

- One parallel ATA IDE connector that supports two devices
- Four serial ATA IDE connectors that support one device per connector

#### 1.5.2.1 Parallel ATA IDE Interface

The ICH7's Parallel ATA IDE controller has one bus-mastering Parallel ATA IDE interface. The Parallel ATA IDE interface supports the following modes:

- Programmed I/O (PIO): processor controls data transfer.
- 8237-style DMA: DMA offloads the processor, supporting transfer rates of up to 16 MB/sec.
- Ultra DMA: DMA protocol on IDE bus supporting host and target throttling and transfer rates of up to 33 MB/sec.
- ATA-66: DMA protocol on IDE bus supporting host and target throttling and transfer rates of up to 66 MB/sec. ATA-66 protocol is similar to Ultra DMA and is device driver compatible.

• ATA-100: DMA protocol on IDE bus allows host and target throttling. The ICH7's ATA-100 logic can achieve read transfer rates up to 100 MB/sec and write transfer rates up to 88 MB/sec.

#### ■> NOTE

ATA-66 and ATA-100 are faster timings and require a specialized cable to reduce reflections, noise, and inductive coupling.

The Parallel ATA IDE interface also supports ATAPI devices (such as CD-ROM drives) and ATA devices using the transfer modes.

The BIOS supports Logical Block Addressing (LBA) and Extended Cylinder Head Sector (ECHS) translation modes. The drive reports the transfer rate and translation mode to the BIOS.

For information about	Refer to
The location of the Parallel ATA IDE connector	Figure 17, page 48

#### 1.5.2.2 Serial ATA Interfaces

The ICH7's Serial ATA controller offers four independent Serial ATA ports with a theoretical maximum transfer rate of 3 Gbits/sec per port. One device can be installed on each port for a maximum of four Serial ATA devices. A point-to-point interface is used for host to device connections, unlike Parallel ATA IDE which supports a master/slave configuration and two devices per channel.

For compatibility, the underlying Serial ATA functionality is transparent to the operating system. The Serial ATA controller can operate in both legacy and native modes. In legacy mode, standard IDE I/O and IRQ resources are assigned (IRQ 14 and 15). In Native mode, standard PCI Conventional bus resource steering is used. Native mode is the preferred mode for configurations using the Windows\* XP and Windows 2000 operating systems.

#### ■> NOTE

Many Serial ATA drives use new low-voltage power connectors and require adaptors or power supplies equipped with low-voltage power connectors.

For more information, see: http://www.serialata.org/

For information about	Refer to
The location of the Serial ATA IDE connectors	Figure 17, page 48

#### 1.5.2.3 SCSI Hard Drive Activity LED Connector (Optional)

The SCSI hard drive activity LED connector is a 1 x 2-pin connector that allows an add-in hard drive controller to use the same LED as the onboard IDE controller. For proper operation, this connector should be wired to the LED output of the add-in hard drive controller. The LED indicates when data is being read from, or written to, either the add-in hard drive controller or the onboard IDE controller (Parallel ATA or Serial ATA).

For information about	Refer to
The location of the SCSI hard drive activity LED connector	Figure 17, page 48
The signal names of the SCSI hard drive activity LED connector	Table 20, page 50

### 1.5.3 Real-Time Clock, CMOS SRAM, and Battery

A coin-cell battery (CR2032) powers the real-time clock and CMOS memory. When the computer is not plugged into a wall socket, the battery has an estimated life of three years. When the computer is plugged in, the standby current from the power supply extends the life of the battery. The clock is accurate to  $\pm$  13 minutes/year at 25 °C with 3.3 VSB applied.

#### ■ NOTE

If the battery and AC power fail, custom defaults, if previously saved, will be loaded into CMOS RAM at power-on.

### 1.6 PCI Express\* Connectors

The board provides the following PCI Express connectors:

- One PCI Express x16 connector supporting simultaneous transfer speeds up to 8 GBytes/sec
- One PCI Express x1 connector. The x1 interface supports simultaneous transfer speeds up to 500 MBytes/sec

The PCI Express interface supports the PCI Conventional bus configuration mechanism so that the underlying PCI Express architecture is compatible with PCI Conventional compliant operating systems. Additional features of the PCI Express interface include the following:

- Support for the PCI Express enhanced configuration mechanism
- Automatic discovery, link training, and initialization
- Support for Active State Power Management (ASPM)
- SMBus 2.0 support
- Wake# signal supporting wake events from ACPI S1, S3, S4, or S5
- Software compatible with the PCI Power Management Event (PME) mechanism defined in the PCI Power Management Specification Rev. 1.1

### 1.7 IEEE-1394a Connectors (Optional)

The optional IEEE-1394a interface addresses interconnection of both computer peripherals and consumer electronics. The IEEE-1394a interface provides a throughput ranging from 100 Mbits/sec to 400 Mbits/sec. As a manufacturing option, the board includes three IEEE-1394a connectors as follows:

- One IEEE-1394a connector located on the back panel.
- Two IEEE-1394a front-panel connectors located on the component side.

For information about	Refer to
The location of the back panel IEEE-1394a connector	Figure 16, page 47
The location of the front panel IEEE-1394a connectors	Figure 17, page 48
The signal names of the front panel IEEE-1394a connectors	Section 2.8.2.6, page 55

### 1.8 Legacy I/O Controller

The legacy I/O controller provides the following features:

- One serial port
- One parallel port with Extended Capabilities Port (ECP) and Enhanced Parallel Port (EPP) support
- Serial IRQ interface compatible with serialized IRQ support for PCI Conventional bus systems
- PS/2-style mouse and keyboard interfaces
- Interface for one 1.44 MB or 2.88 MB diskette drive
- Intelligent power management, including a programmable wake-up event interface
- PCI Conventional bus power management support

The BIOS Setup program provides configuration options for the legacy I/O controller.

#### 1.8.1 Serial Port

The Serial port A connector is located on the back panel. The serial port supports data transfers at speeds up to 115.2 kbits/sec with BIOS support.

For information about	Refer to
The location of the serial port A connector	Figure 16, page 47

#### 1.8.2 Parallel Port

The 25-pin D-Sub parallel port connector is located on the back panel. Use the BIOS Setup program to set the parallel port mode.

For information about	Refer to
The location of the parallel port connector	Figure 16, page 47

#### 1.8.3 Diskette Drive Controller

The legacy I/O controller supports one diskette drive. Use the BIOS Setup program to configure the diskette drive interface.

For information about	Refer to
The location of the diskette drive connector	Figure 17, page 48

### 1.8.4 Keyboard and Mouse Interface

PS/2 keyboard and mouse connectors are located on the back panel.

#### ■> NOTE

The keyboard is supported in the bottom PS/2 connector and the mouse is supported in the top PS/2 connector. Power to the computer should be turned off before a keyboard or mouse is connected or disconnected.

For information about	Refer to
The location of the keyboard and mouse connectors	Figure 16, page 47

### 1.9 Audio Subsystem

The board supports the Intel<sup>®</sup> High Definition audio subsystem based on the Sigmatel 9220 audio codec. The audio subsystem supports the following features:

- Advanced jack sense for the back panel audio jacks that enables the audio codec to recognize
  the device that is connected to an audio port. The back panel audio jacks are capable of
  retasking according to user's definition, or can be automatically switched depending on the
  recognized device type.
- Stereo input and output for all back panel jacks
- Line out and Mic in functions for front panel audio jacks
- A signal-to-noise (S/N) ratio of 95 dB

### 1.9.1 Audio Subsystem Software

Audio software and drivers are available from Intel's World Wide Web site.

For information about	Refer to
Obtaining audio software and drivers	Section 1.2, page 15

#### 1.9.2 Audio Connectors

The board contains audio connectors on both the back panel and the component side of the board. The front panel audio connector provides mic in and line out signals for the front panel.

For information about	Refer to
The location of the front panel audio connector	Figure 17, page 48
The signal names of the front panel audio connector	Table 18, page 50
The back panel audio connectors	Section 2.8.1, page 47

### 1.9.3 6-Channel (5.1) Audio Subsystem

The 6-channel (5.1) audio subsystem includes the following:

- Intel 82801G I/O Controller Hub (ICH7)
- Sigmatel 9220 audio codec
- Microphone input that supports a single dynamic, condenser, or electret microphone

The back panel audio connectors are configurable through the audio device drivers. The available configurable audio ports are shown in Figure 9.




Figure 9. Front/Back Panel Audio Connector Options for 6-Channel (5.1) Audio Subsystem

Figure 10 is a block diagram of the 6-channel (5.1) audio subsystem.




Figure 10. 6-Channel (5.1) Audio Subsystem Block Diagram

For information about	Refer to
The back panel audio connectors	Section 2.8.1, page 47

### 1.10 LAN Subsystem

The LAN subsystem consists of the following:

- Physical layer interface device. As a manufacturing option, the board includes one of the following LAN devices:
  - Intel 82562GX PLC for 10/100 Mbits/sec Ethernet LAN connectivity
  - Intel 82573V/82574V for Gigabit (10/100/1000 Mbits/sec) Ethernet LAN connectivity
- RJ-45 LAN connector with integrated status LEDs

Additional features of the LAN subsystem include:

- CSMA/CD protocol engine
- LAN connect interface that supports the 82562GX
- PCI Conventional bus power management
  - Supports ACPI technology
  - Supports LAN wake capabilities

### 1.10.1 LAN Subsystem Software

LAN software and drivers are available from Intel's World Wide Web site.

For information about	Refer to
Obtaining LAN software and drivers	Section 1.2, page 15

### 1.10.2 10/100 Mbits/sec LAN Subsystem

The 10/100 Mbits/sec LAN subsystem consists of the following:

- Intel 82801G ICH7
- Intel 82562GX PLC
- RJ-45 LAN connector with integrated status LEDs.

### 1.10.2.1 Intel® 82562GX Physical Layer Interface Device

The Intel 82562GX provides the following functions:

- 10/100 Ethernet LAN connectivity
- Full device driver compatibility
- Programmable transit threshold
- Configuration EEPROM that contains the MAC address

#### 1.10.2.2 RJ-45 LAN Connector with Integrated LEDs

Two LEDs are built into the RJ-45 LAN connector (shown in Figure 11).




Figure 11. LAN Connector LED Locations

Table 5 describes the LED states when the board is powered up and the 10/100 Mbits/sec LAN subsystem is operating.

Table 5. LAN Connector LED States

LED Color	LED State	Condition	
Green	Off	LAN link is not established.	
	On	LAN link is established.	
	Blinking	LAN activity is occurring.	
Yellow	Off	10 Mbits/sec data rate is selected.	
	On	100 Mbits/sec data rate is selected.	

### 1.10.3 Gigabit LAN Subsystem

The Gigabit (10/100/1000 Mbits/sec) LAN subsystem includes the Intel 82573V/82574V controller and an RJ-45 LAN connector with integrated status LEDs.

### 1.10.3.1 Intel® 82573V/82574V Gigabit Ethernet Controller

The Intel 82573V/82574V Gigabit Ethernet Controller supports the following features:

- PCI Express link
- 10/100/1000 IEEE 802.3 compliant
- Compliant to IEEE 802.3x flow control support
- Jumbo frame support
- TCP, IP, UDP checksum offload
- Transmit TCP segmentation
- Advanced packet filtering
- Full device driver compatibility
- PCI Express Power Management Support

#### 1.10.3.2 RJ-45 LAN Connector with Integrated LEDs

Two LEDs are built into the RJ-45 LAN connector (as shown in Figure 12). Table 6 describes the LED states when the board is powered up and the Gigabit LAN subsystem is operating.




Figure 12. LAN Connector LED Locations

Table 6. LAN Connector LED States

LED	Color	LED State	Condition
		Off	LAN link is not established.
Left	Green	On	LAN link is established.
		Blinking	LAN activity is occurring.
	N/A	Off	10 Mbits/sec data rate is selected.
Right	Green	On	100 Mbits/sec data rate is selected.
	Yellow	On	1000 Mbits/sec data rate is selected.

### 1.11 Hardware Management Subsystem

The hardware management features enable the board to be compatible with the Wired for Management (WfM) specification. The board has several hardware management features, including the following:

- Chassis intrusion detection
- Fan monitoring and control (through the hardware monitoring and fan control ASIC)
- Thermal and voltage monitoring

### 1.11.1 Hardware Monitoring and Fan Control ASIC

The features of the hardware monitoring and fan control ASIC include:

- Internal ambient temperature sensor
- Two remote thermal diode sensors for direct monitoring of processor temperature and ambient temperature sensing
- Power supply monitoring of five voltages (+5 V, +12 V, +3.3 VSB, +1.5 V, and +VCCP) to detect levels above or below acceptable values
- Thermally monitored closed-loop fan control, for all three fans, that can adjust the fan speed or switch the fans on or off as needed
- SMBus interface

For information about	Refer to
The location of the fan connectors and sensors for thermal monitoring	Figure 13, page 31

#### 1.11.2 Chassis Intrusion and Detection

The board supports a chassis security feature that detects if the chassis cover is removed. The security feature uses a mechanical switch on the chassis that attaches to the chassis intrusion connector. When the chassis cover is removed, the mechanical switch is in the closed position.


### 1.11.3 Fan Monitoring

Fan monitoring can be implemented using Intel<sup>®</sup> Desktop Utilities or third-party software. The level of monitoring and control is dependent on the hardware monitoring ASIC used with the board.

For information about	Refer to
The functions of the fan connectors	Section 1.12.2.2, page 35

## 1.11.4 Thermal Monitoring

Figure 13 shows the location of the sensors and fan connectors.



Item	Description
Α	Remote ambient temperature sensor
В	Thermal diode, located on processor die
С	Ambient temperature sensor, internal to hardware monitoring and fan control ASIC
D	Processor fan
Е	Rear chassis fan
F	Front chassis fan

Figure 13. Thermal Sensors and Fan Connectors

### 1.12 Power Management

Power management is implemented at several levels, including:

- Software support through Advanced Configuration and Power Interface (ACPI)
- Hardware support:
  - Power connector
  - Fan connectors
  - LAN wake capabilities
  - Instantly Available PC technology
  - Resume on Ring
  - Wake from USB
  - Wake from PS/2 devices
  - Power Management Event signal (PME#) wake-up support

#### 1.12.1 ACPI

ACPI gives the operating system direct control over the power management and Plug and Play functions of a computer. The use of ACPI with this board requires an operating system that provides full ACPI support. ACPI features include:

- Plug and Play (including bus and device enumeration)
- Power management control of individual devices, add-in boards (some add-in boards may require an ACPI-aware driver), video displays, and hard disk drives
- Methods for achieving less than 15-watt system operation in the power-on/standby sleeping state
- A Soft-off feature that enables the operating system to power-off the computer
- Support for multiple wake-up events (see Table 9 on page 34)
- Support for a front panel power and sleep mode switch

Table 7 lists the system states based on how long the power switch is pressed, depending on how ACPI is configured with an ACPI-aware operating system.

Table 7. Effects of Pressing the Power Switch

If the system is in this state	and the power switch is pressed for	the system enters this state
Off (ACPI G2/G5 – Soft off)	Less than four seconds	Power-on (ACPI G0 – working state)
On (ACPI G0 – working state)	Less than four seconds	Soft-off/Standby (ACPI G1 – sleeping state)
On (ACPI G0 – working state)	More than four seconds	Fail safe power-off (ACPI G2/G5 – Soft off)
Sleep (ACPI G1 – sleeping state)	Less than four seconds	Wake-up (ACPI G0 – working state)
Sleep (ACPI G1 – sleeping state)	More than four seconds	Power-off (ACPI G2/G5 – Soft off)

#### 1.12.1.1 System States and Power States

Under ACPI, the operating system directs all system and device power state transitions. The operating system puts devices in and out of low-power states based on user preferences and knowledge of how devices are being used by applications. Devices that are not being used can be turned off. The operating system uses information from applications and user settings to put the system as a whole into a low-power state.

Table 8 lists the power states supported by the board along with the associated system power targets. See the ACPI specification for a complete description of the various system and power states.

Table 8. Power States and Targeted System Power

Global States	Sleeping States	Processor States	Device States	Targeted System Power (Note 1)
G0 – working state	S0 – working	C0 – working	D0 – working state.	Full power > 30 W
G1 – sleeping state	S1 – Processor stopped	C1 – stop grant	D1, D2, D3 – device specification specific.	5 W < power < 52.5 W
G1 – sleeping state	S3 – Suspend to RAM. Context saved to RAM.	No power	D3 – no power except for wake-up logic.	Power < 5 W (Note 2)
G1 – sleeping state	S4 – Suspend to disk. Context saved to disk.	No power	D3 – no power except for wake-up logic.	Power < 5 W (Note 2)
G2/S5	S5 – Soft off. Context not saved. Cold boot is required.	No power	D3 – no power except for wake-up logic.	Power < 5 W (Note 2)
G3 – mechanical off AC power is disconnected from the computer.	No power to the system.	No power	D3 – no power for wake-up logic, except when provided by battery or external source.	No power to the system. Service can be performed safely.

#### Notes:

- Total system power is dependent on the system configuration, including add-in boards and peripherals powered by the system chassis' power supply.
- 2. Dependent on the standby power consumption of wake-up devices used in the system.

#### 1.12.1.2 One-Watt Standby

In 2001, the U.S. government issued an executive order requiring a reduction in power for appliances and personal computers. This board meets that requirement by operating at 1 W (or less) in S5 (Standby) mode. One-Watt operation applies only to the S5 state when the computer is turned off, but still connected to AC power. One-Watt operation does not apply to the S3 (Suspend to RAM) or S4 (Suspend to disk) states.

Newer energy-efficient power supplies using less than 0.5 W (in Standby mode) may also be needed to achieve this goal.

#### 1.12.1.3 Wake-up Devices and Events

Table 9 lists the devices or specific events that can wake the computer from specific states.

Table 9. **Wake-up Devices and Events** 

These devices/events can wake up the computer	from this state	
LAN	S1, S3, S4, S5 (Note)	
Modem (back panel Serial Port A)	S1, S3	
PME# signal	S1, S3, S4, S5 (Note)	
Power switch	S1, S3, S4, S5	
PS/2 devices	S1, S3	
RTC alarm	S1, S3, S4, S5	
USB	S1, S3	
WAKE# signal	S1, S3, S4, S5	

For LAN and PME# signal, S5 is disabled by default in the BIOS Setup program. Setting this option to Power On Note: will enable a wake-up event from LAN in the S5 state.

#### ■> NOTE

The use of these wake-up events from an ACPI state requires an operating system that provides full ACPI support. In addition, software, drivers, and peripherals must fully support ACPI wake events.

### 1.12.2 Hardware Support



# 1 CAUTION

Ensure that the power supply provides adequate +5 V standby current if LAN wake capabilities and Instantly Available PC technology features are used. Failure to do so can damage the power supply. The total amount of standby current required depends on the wake devices supported and manufacturing options.

The board provides several power management hardware features, including:

- Power connector
- Fan connectors
- LAN wake capabilities
- Instantly Available PC technology
- Resume on Ring
- Wake from USB
- Wake from PS/2 keyboard
- PME# signal wake-up support
- WAKE# signal wake-up support

LAN wake capabilities and Instantly Available PC technology require power from the +5 V standby line.

Resume on Ring enables telephony devices to access the computer when it is in a power-managed state. The method used depends on the type of telephony device (external or internal).

#### ■> NOTE

The use of Resume on Ring and Wake from USB technologies from an ACPI state requires an operating system that provides full ACPI support.

#### 1.12.2.1 **Power Connector**

ATX12V-compliant power supplies can turn off the system power through system control. When an ACPI-enabled system receives the correct command, the power supply removes all non-standby voltages.

When resuming from an AC power failure, the computer returns to the power state it was in before power was interrupted (on or off). The computer's response can be set using the Last Power State feature in the BIOS Setup program's Boot menu.

For information about	Refer to
The location of the main power connector	Figure 17, page 48
The signal names of the main power connector	Table 24, page 51

#### 1.12.2.2 **Fan Connectors**

The function/operation of the fan connectors is as follows:

- The fans are on when the board is in the S0 or S1 state.
- The fans are off when the board is off or in the S3, S4, or S5 state.
- Each fan connector is wired to a fan tachometer input of the hardware monitoring and fan control ASIC.
- All fan connectors support closed-loop fan control that can adjust the fan speed or switch the fan on or off as needed.
- All fan connectors have a +12 V DC connection.

For information about	Refer to
The location of the fan connectors	Figure 17, page 48
The location of the fan connectors and sensors for thermal monitoring	Figure 13, page 31
The signal names of the processor fan connector	Table 22, page 51
The signal names of the chassis fan connectors	Table 23, page 51

### 1.12.2.3 LAN Wake Capabilities



## **!** CAUTION

For LAN wake capabilities, the +5 V standby line for the power supply must be capable of providing adequate +5 V standby current. Failure to provide adequate standby current when implementing LAN wake capabilities can damage the power supply.

LAN wake capabilities enable remote wake-up of the computer through a network. The LAN network adapter monitors network traffic at the Media Independent Interface. Upon detecting a Magic Packet\* frame, the LAN subsystem asserts a wake-up signal that powers up the computer. Depending on the LAN implementation, the board supports LAN wake capabilities with ACPI in the following ways:

- The PCI Express WAKE# signal
- The PCI Conventional bus PME# signal for PCI 2.3 compliant LAN designs
- The onboard LAN subsystem

#### 1.12.2.4 Instantly Available PC Technology



# **⚠** CAUTION

For Instantly Available PC technology, the +5 V standby line for the power supply must be capable of providing adequate +5 V standby current. Failure to provide adequate standby current when implementing Instantly Available PC technology can damage the power supply.

Instantly Available PC technology enables the board to enter the ACPI S3 (Suspend-to-RAM) sleep-state. While in the S3 sleep-state, the computer will appear to be off (the power supply is off, and the front panel LED is amber if dual colored, or off if single colored.) When signaled by a wake-up device or event, the system quickly returns to its last known wake state. Table 9 on page 34 lists the devices and events that can wake the computer from the S3 state.

The board supports the PCI Bus Power Management Interface Specification. Add-in boards that also support this specification can participate in power management and can be used to wake the computer.

The use of Instantly Available PC technology requires operating system support and PCI 2.3 compliant add-in cards, PCI Express add-in cards, and drivers.

#### 1.12.2.5 **Resume on Ring**

The operation of Resume on Ring can be summarized as follows:

- Resumes operation from ACPI S1 or S3 states
- Detects incoming call similarly for external and internal modems
- Requires modem interrupt be unmasked for correct operation

#### Wake from USB 1.12.2.6

USB bus activity wakes the computer from ACPI S1 or S3 states.

#### ■> NOTE

Wake from USB requires the use of a USB peripheral that supports Wake from USB.

#### 1.12.2.7 Wake from PS/2 Devices

PS/2 device activity wakes the computer from an ACPI S1 or S3 state.

#### 1.12.2.8 PME# Signal Wake-up Support

When the PME# signal on the PCI Conventional bus is asserted, the computer wakes from an ACPI S1, S3, S4, or S5 state (with Wake on PME enabled in BIOS).

#### 1.12.2.9 WAKE# Signal Wake-up Support

When the WAKE# signal on the PCI Express bus is asserted, the computer wakes from an ACPI S1, S3, S4, or S5 state.

#### 1.12.2.10 +5 V Standby Power Indicator LED

The +5 V standby power indicator LED shows that power is still present even when the computer appears to be off. Figure 14 shows the location of the standby power indicator LED.



### CAUTION

If AC power has been switched off and the standby power indicator is still lit, disconnect the power cord before installing or removing any devices connected to the board. Failure to do so could damage the board and any attached devices.




Figure 14. Location of the Standby Power Indicator LED

# 1.13 Trusted Platform Module (Optional)

The optional Trusted Platform Module (TPM) is a component on the desktop board that is specifically designed to enhance platform security above-and-beyond the capabilities of today's software by providing a protected space for key operations and other security critical tasks. Using both hardware and software, the TPM protects encryption and signature keys at their most vulnerable stages—operations when the keys are being used unencrypted in plain-text form. The TPM is specifically designed to shield unencrypted keys and platform authentication information from software-based attacks.

For information about	Refer to		
TPM	http://www.intel.com/design/motherbd/lm/		

# 2 Technical Reference

# **What This Chapter Contains**

2.1	Introduction	39
2.2	Memory Resources	39
2.3	DMA Channels	41
2.4	Fixed I/O Map	42
2.5	PCI Configuration Space Map	43
2.6	Interrupts	44
2.7	PCI Conventional Interrupt Routing Map	
	Connectors	
2.9	Jumper Block	56
2.10	Mechanical Considerations	57
2.11	Electrical Considerations	59
2.12	Thermal Considerations	61
2.13	Reliability	63
	Environmental	
2.15	Regulatory Compliance	65

### 2.1 Introduction

Sections 2.2 - 2.6 contain several standalone tables. Table 10 describes the system memory map, Table 11 lists the DMA channels, Table 12 shows the I/O map, Table 13 defines the PCI Conventional bus configuration space map, and Table 14 describes the interrupts. The remaining sections in this chapter are introduced by text found with their respective section headings.

## 2.2 Memory Resources

### 2.2.1 Addressable Memory

The board utilizes 4 GB of addressable system memory. Typically the address space that is allocated for PCI Conventional bus add-in cards, PCI Express configuration space, BIOS (SPI Flash), and chipset overhead resides above the top of DRAM (total system memory). On a system that has 4 GB of system memory installed, it is not possible to use all of the installed memory due to system address space being allocated for other system critical functions. These functions include the following:

- BIOS/ SPI Flash (2 MB)
- Local APIC (19 MB)
- Digital Media Interface (40 MB)
- Front side bus interrupts (17 MB)
- PCI Express configuration space (256 MB)

- MCH base address registers, internal graphics ranges, PCI Express ports (up to 512 MB)
- Memory-mapped I/O that is dynamically allocated for PCI Conventional and PCI Express add-in cards

The amount of installed memory that can be used will vary based on add-in cards and BIOS settings. Figure 15 shows a schematic of the system memory map. All installed system memory can be used when there is no overlap of system addresses.




Figure 15. Detailed System Memory Address Map

# 2.2.2 Memory Map

Table 10 lists the system memory map.

Table 10. System Memory Map

Address Range (decimal)	Address Range (hex)	Size	Description
1024 K - 4194304 K	100000 - FFFFFFF	4095 MB	Extended memory
960 K - 1024 K	F0000 - FFFFF	64 KB	Runtime BIOS
896 K - 960 K	E0000 - EFFFF	64 KB	Reserved
800 K - 896 K	C8000 - DFFFF	96 KB	Potential available high DOS memory (open to the PCI Conventional bus). Dependent on video adapter used.
640 K - 800 K	A0000 - C7FFF	160 KB	Video memory and BIOS
639 K - 640 K	9FC00 - 9FFFF	1 KB	Extended BIOS data (movable by memory manager software)
512 K - 639 K	80000 - 9FBFF	127 KB	Extended conventional memory
0 K - 512 K	00000 - 7FFFF	512 KB	Conventional memory

# 2.3 DMA Channels

Table 11. DMA Channels

DMA Channel Number	Data Width	System Resource
0	8 or 16 bits	Open
1	8 or 16 bits	Parallel port
2	8 or 16 bits	Diskette drive
3	8 or 16 bits	Parallel port (for ECP or EPP)
4	8 or 16 bits	DMA controller
5	16 bits	Open
6	16 bits	Open
7	16 bits	Open

# 2.4 Fixed I/O Map

Table 12. I/O Map

Address (hex)	Size	Description
0000 - 00FF	256 bytes	Used by the Desktop Board D945PLM. Refer to the ICH7 data sheet for dynamic addressing information.
0170 - 0177	8 bytes	Secondary Parallel ATA IDE channel command block
01F0 - 01F7	8 bytes	Primary Parallel ATA IDE channel command block
0228 - 022F (Note 1)	8 bytes	LPT3
0278 - 027F (Note 1)	8 bytes	LPT2
02E8 - 02EF (Note 1)	8 bytes	COM4
02F8 - 02FF (Note 1)	8 bytes	COM2
0374 - 0377	4 bytes	Secondary Parallel ATA IDE channel control block
0377, bits 6:0	7 bits	Secondary IDE channel status port
0378 - 037F	8 bytes	LPT1
03E8 - 03EF	8 bytes	COM3
03F0 - 03F5	6 bytes	Diskette channel
03F4 - 03F7	1 byte	Primary Parallel ATA IDE channel control block
03F8 - 03FF	8 bytes	COM1
04D0 - 04D1	2 bytes	Edge/level triggered PIC
LPTn + 400	8 bytes	ECP port, LPTn base address + 400h
OCF8 - OCFB (Note 2)	4 bytes	PCI Conventional bus configuration address register
0CF9 (Note 3)	1 byte	Reset control register
0CFC - 0CFF	4 bytes	PCI Conventional bus configuration data register
FFA0 - FFA7	8 bytes	Primary Parallel ATA IDE bus master registers
FFA8 - FFAF	8 bytes	Secondary Parallel ATA IDE bus master registers

#### Notes:

- 1. Default, but can be changed to another address range
- 2. Dword access only
- 3. Byte access only

# **■** NOTE

Some additional I/O addresses are not available due to ICH7 address aliasing. The ICH7 data sheet provides more information on address aliasing.

For information about	Refer to
Obtaining the ICH7 data sheet	Section 1.2, page 15

# 2.5 PCI Configuration Space Map

Table 13. PCI Configuration Space Map

Bus Number (hex)	Device Number (hex)	Function Number (hex)	Description	
00	00	00	Memory controller of Intel 82945P component	
00	01	00	PCI Express x16 graphics port (Note 1)	
00	1B	00	Intel High Definition Audio Controller	
00	1C	00	PCI Express port 1	
00	1C	01	PCI Express port 2	
00	1C	02	PCI Express port 3	
00	1C	03	PCI Express port 4	
00	1D	00	USB UHCI controller 1	
00	1D	01	USB UHCl controller 2	
00	1D	02	USB UHCI controller 3	
00	1D	03	USB UHCI controller 4	
00	1D	07	EHCI controller	
00	1E	00	PCI bridge	
00	1F	00	PCI controller	
00	1F	01	Parallel ATA IDE controller	
00	1F	02	Serial ATA controller	
00	1F	03	SMBus controller	
(Note 2)	00	00	Gigabit LAN controller (if present)	
(Note 2)	00	00	PCI Conventional bus connector 1	
(Note 2)	01	00	PCI Conventional bus connector 2	
(Note 2)	05	00	IEEE-1394a controller (if present)	
(Note 2)	08	00	Intel 82562 10/100 Mbits/sec LAN PLC (if present)	
01	00	00	PCI Express video controller (if present) (Note 1)	

#### Notes:

<sup>1.</sup> Present only when a PCI Express x16 graphics card is installed.

<sup>2.</sup> Bus number is dynamic and can change based on add-in cards used.

# 2.6 Interrupts

The interrupts can be routed through either the Programmable Interrupt Controller (PIC) or the Advanced Programmable Interrupt Controller (APIC) portion of the ICH7 component. The PIC is supported in Windows 98 SE and Windows ME and uses the first 16 interrupts. The APIC is supported in Windows 2000 and Windows XP and supports a total of 24 interrupts.

Table 14. Interrupts

IRQ	System Resource
NMI	I/O channel check
0	Reserved, interval timer
1	Reserved, keyboard buffer full
2	Reserved, cascade interrupt from slave PIC
3	User available
4	COM1 (Note 1)
5	User available
6	Diskette drive
7	LPT1 (Note 1)
8	Real-time clock
9	User available
10	User available
11	User available
12	Onboard mouse port (if present, else user available)
13	Reserved, math coprocessor
14	Primary Parallel ATA/Serial ATA – Legacy Mode (if present, else user available)
15	Secondary Parallel ATA/Serial ATA – Legacy Mode (if present, else user available)
16 <sup>(Note 2)</sup>	User available (through PIRQA)
17 <sup>(Note 2)</sup>	User available (through PIRQB)
18 <sup>(Note 2)</sup>	User available (through PIRQC)
19 <sup>(Note 2)</sup>	User available (through PIRQD)
20 <sup>(Note 2)</sup>	User available (through PIRQE)
21 <sup>(Note 2)</sup>	User available (through PIRQF)
22 (Note 2)	User available (through PIRQG)
23 (Note 2)	User available (through PIRQH)

#### Notes:

- 1. Default, but can be changed to another IRQ.
- 2. Available in APIC mode only.

### 2.7 PCI Conventional Interrupt Routing Map

This section describes interrupt sharing and how the interrupt signals are connected between the PCI Conventional bus connectors and onboard PCI Conventional devices. The PCI Conventional specification describes how interrupts can be shared between devices attached to the PCI Conventional bus. In most cases, the small amount of latency added by interrupt sharing does not affect the operation or throughput of the devices. In some special cases where maximum performance is needed from a device, a PCI Conventional device should not share an interrupt with other PCI Conventional devices. Use the following information to avoid sharing an interrupt with a PCI Conventional add-in card.

PCI Conventional devices are categorized as follows to specify their interrupt grouping:

- INTA: By default, all add-in cards that require only one interrupt are in this category. For almost all cards that require more than one interrupt, the first interrupt on the card is also classified as INTA.
- INTB: Generally, the second interrupt on add-in cards that require two or more interrupts is classified as INTB. (This is not an absolute requirement.)
- INTC and INTD: Generally, a third interrupt on add-in cards is classified as INTC and a fourth interrupt is classified as INTD.

The ICH7 has eight Programmable Interrupt Request (PIRQ) input signals. All PCI Conventional interrupt sources either onboard or from a PCI Conventional add-in card connect to one of these PIRQ signals. Some PCI Conventional interrupt sources are electrically tied together on the board and therefore share the same interrupt. Table 15 shows an example of how the PIRQ signals are routed.

Table 15. PCI Interrupt Routing Map

	ICH7 PIRQ Signal Name							
PCI Interrupt Source	PIRQA	PIRQB	PIRQC	PIRQD	PIRQE	PIRQF	PIRQG	PIRQH
IEEE-1394a controller (optional)		INTA						
PCI bus connector 1					INTD	INTA	INTB	INTC
PCI bus connector 2					INTC	INTB	INTA	INTD
ICH7 LAN		INTA						

#### ■> NOTE

In PIC mode, the ICH7 can connect each PIRQ line internally to one of the IRQ signals (3, 4, 5, 6, 7, 9, 10, 11, 12, 14, and 15). Typically, a device that does not share a PIRQ line will have a unique interrupt. However, in certain interrupt-constrained situations, it is possible for two or more of the PIRQ lines to be connected to the same IRQ signal. Refer to Table 14 for the allocation of PIRQ lines to IRQ signals in APIC mode.

PCI interrupt assignments to the USB ports, Serial ATA ports, and PCI Express ports are dynamic.

### 2.8 Connectors



# **⚠** CAUTION

Only the following connectors have overcurrent protection: back panel USB, front panel USB, and PS/2.

The other internal connectors are not overcurrent protected and should connect only to devices inside the computer's chassis, such as fans and internal peripherals. Do not use these connectors to power devices external to the computer's chassis. A fault in the load presented by the external devices could cause damage to the computer, the power cable, and the external devices themselves.

This section describes the board's connectors. The connectors can be divided into these groups:

- Back panel I/O connectors
- Component-side I/O connectors (see page 48)

### 2.8.1 Back Panel Connectors

Figure 16 shows the location of the back panel connectors. The back panel connectors are color-coded. The figure legend (Table 16) lists the colors used (when applicable).




Figure 16. Back Panel Connectors

Table 16 lists the back panel connectors identified in Figure 16.

#### **■**> NOTE

The back panel audio line out connector is designed to power headphones or amplified speakers only. Poor audio quality occurs if passive (non-amplified) speakers are connected to this output.

Table 16. Back Panel Connectors Shown in Figure 16

Item/callout from Figure 16	Description
А	PS/2 mouse port [Green]
В	PS/2 keyboard port [Purple]
С	Serial port A [Teal]
D	Parallel port [Burgundy]
E	IEEE-1394a (optional)
F	USB ports (two)
G	LAN
Н	USB ports (two)
I	Audio line in/Retasking Jack [Blue]
J	Mic in/Retasking Jack [Pink]
K	Front left/right channel audio out/Two channel audio line out/Retasking Jack [Lime green]

# 2.8.2 Component-side Connectors

Figure 17 shows the locations of the component-side connectors.




Figure 17. Component-side Connectors

Table 17 lists the component-side connectors identified in Figure 17.

 Table 17.
 Component-side Connectors Shown in Figure 17

Item/callout from Figure 17	Description
A	PCI Express x1 bus add-in card connector
В	Front panel audio connector
С	PCI Conventional bus add-in card connector 2
D	PCI Conventional bus add-in card connector 1
E	PCI Express x16 bus add-in card connector
F	Rear chassis fan connector
G	+12V power connector (ATX12V)
Н	Processor fan connector
I	SCSI LED connector (optional)
J	Power connector
K	Diskette drive connector
L	Parallel ATA IDE connector
M	Serial ATA connector 3
N	Front chassis fan connector
0	Serial ATA connector 2
Р	Serial ATA connector 0
Q	Auxiliary front panel power LED connector
R	Front panel connector
S	Serial ATA connector 1
Т	Front panel USB connector
U	Chassis intrusion connector
V	Front panel USB connector
W	Front panel IEEE-1394a connector (optional)
X	Front panel IEEE-1394a connector (optional)

**Table 18. Front Panel Audio Connector** 

Pin	Signal Name	Pin	Signal Name
1	Port E [Port 1] Left Channel	2	Ground
3	Port E [Port 1] Right Channel	4	Presence# (dongle present)
5	Port F [Port 2] Right Channel	6	Port E [Port 1] Sense return (jack detection)
7	Port E [Port 1] and Port F [Port 2] Sense send (jack detection)	8	Key
9	Port F [Port 2] Left Channel	10	Port F [Port 2] Sense return (jack detection)



# **X** INTEGRATOR'S NOTE

The front panel audio connector is colored yellow.

**Table 19. Chassis Intrusion Connector** 

Pin	Signal Name
1	Intruder
2	Ground

Table 20. SCSI Hard Drive Activity LED **Connector (Optional)** 

Pin	Signal Name	
1	SCSI_ACT#	
2	No connect	

Table 21. Serial ATA Connectors

Pin	Signal Name
1	Ground
2	TXP
3	TXN
4	Ground
5	RXN
6	RXP
7	Ground

Table 22. Processor Fan Connector

Pin	Signal Name
1	Ground
2	+12 V
3	FAN_TACH
4	FAN_CONTROL

Table 23. Front and Rear Chassis Fan Connectors

Pin	Signal Name
1	FAN_CONTROL
2	+12 V
3	FAN_TACH

#### 2.8.2.1 Power Supply Connectors

The board has power supply connectors:

- Main power a 2 x 12 connector. This connector is compatible with 2 x 10 connectors previously used on Intel Desktop boards. The board supports the use of ATX12V power supplies with either 2 x 10 or 2 x 12 main power cables. When using a power supply with a 2 x 10 main power cable, attach that cable on the rightmost pins of the main power connector, leaving pins 11, 12, 23, and 24 unconnected.
- **ATX12V power** a 2 x 2 connector. This connector provides power directly to the processor voltage regulator and must always be used. Failure to do so will prevent the board from booting.

### **X** INTEGRATOR'S NOTE

When using high wattage PCI Express x16 graphics cards, use a power supply with a  $2 \times 12$  main power cable. The  $2 \times 12$  main power cable can provide up to 144 W of power from the +12 V rail.

Table 24. Main Power Connector

Pin	Signal Name	Pin	Signal Name
1	+3.3 V	13	+3.3 V
2	+3.3 V	14	-12 V
3	Ground	15	Ground
4	+5 V	16	PS-ON# (power supply remote on/off)
5	Ground	17	Ground
6	+5 V	18	Ground
7	Ground	19	Ground
8	PWRGD (Power Good)	20	No connect
9	+5 V (Standby)	21	+5 V
10	+12 V	22	+5 V
11	+12 V <sup>(Note)</sup>	23	+5 V <sup>(Note)</sup>
12	2 x 12 connector detect <sup>(Note)</sup>	24	Ground (Note)

Note: When using a 2 x 10 power supply cable, this pin will be unconnected.

Table 25. ATX12V Power Connector

Pin	Signal Name	Pin	Signal Name
1	Ground	2	Ground
3	+12 V	4	+12 V

#### 2.8.2.2 Add-in Card Connectors

The board has the following add-in card connectors:

- PCI Express x16: one connector supporting simultaneous transfer speeds up to 8 GBytes/sec.
- PCI Express x1: one PCI Express x1 connector. The x1 interface supports simultaneous transfer speeds up to 500 MBytes/sec.
- PCI Conventional (rev 2.3 compliant) bus: two PCI Conventional bus add-in card connectors.
  The SMBus is routed to PCI Conventional bus connector 2 only (ATX expansion slot 6). PCI
  Conventional bus add-in cards with SMBus support can access sensor data and other
  information residing on the board.

Note the following considerations for the PCI Conventional bus connectors:

- All of the PCI Conventional bus connectors are bus master capable.
- SMBus signals are routed to PCI Conventional bus connector 2. This enables PCI
  Conventional bus add-in boards with SMBus support to access sensor data on the boards. The
  specific SMBus signals are as follows:
  - The SMBus clock line is connected to pin A40.
  - The SMBus data line is connected to pin A41.

#### ■> NOTE

The PCI Express x16 connector is configured to support only a PCI Express x1 link when the Intel® GMA950 graphics controller is enabled.

#### 2.8.2.3 Auxiliary Front Panel Power/Sleep LED Connector

Pins 1 and 3 of this connector duplicate the signals on pins 2 and 4 of the front panel connector.

Table 26. Auxiliary Front Panel Power/Sleep LED Connector

Pin	Signal Name	In/Out	Description
1	HDR_BLNK_GRN	Out	Front panel green LED
2	Not connected		
3	HDR_BLNK_YEL	Out	Front panel yellow LED

### 2.8.2.4 Front Panel Connector

This section describes the functions of the front panel connector. Table 27 lists the signal names of the front panel connector. Figure 18 is a connection diagram for the front panel connector.

Table 27	Front Panel	Connector
I able Z1.	FIUIL Failei	COMMECTOR

Pin	Signal	In/Out	Description	Pin	Signal	In/Out	Description
	Hard D	rive Acti [Yellow	vity LED			ower LEI [Green]	)
1	HD_PWR	Out	Hard disk LED pull-up (750 Ω) to +5 V	2	HDR_BLNK_ GRN	Out	Front panel green LED
3	HAD#	Out	Hard disk active LED	4	HDR_BLNK_ YEL	Out	Front panel yellow LED
Reset Switch [Purple]			On/	Off Swite	ch		
5	Ground		Ground	6	FPBUT_IN	In	Power switch
7	FP_RESET#	In	Reset switch	8	Ground		Ground
	Power			Not	Connect	ed	
9	+5 V		Power	10	N/C		Not connected




Figure 18. Connection Diagram for Front Panel Connector

#### 2.8.2.4.1 Hard Drive Activity LED Connector [Yellow]

Pins 1 and 3 [Yellow] can be connected to an LED to provide a visual indicator that data is being read from or written to a hard drive. Proper LED function requires one of the following:

- A Serial ATA hard drive connected to an onboard Serial ATA connector
- An IDE hard drive connected to an onboard IDE connector

#### 2.8.2.4.2 Reset Switch Connector [Purple]

Pins 5 and 7 [Purple] can be connected to a momentary single pole, single throw (SPST) type switch that is normally open. When the switch is closed, the board resets and runs the POST.

#### 2.8.2.4.3 Power/Sleep LED Connector [Green]

Pins 2 and 4 [Green] can be connected to a one- or two-color LED. Table 28 shows the possible states for a one-color LED. Table 29 shows the possible states for a two-color LED.

Table 28. States for a One-Color Power LED

LED State	Description
Off	Power off/sleeping
Steady Green	Running

Table 29. States for a Two-Color Power LED

LED State	Description
Off	Power off
Steady Green	Running
Steady Yellow	Sleeping

### **■**> NOTE

The colors listed in Table 28 and Table 29 are suggested colors only. Actual LED colors are product- or customer-specific.

#### 2.8.2.4.4 Power Switch Connector [Red]

Pins 6 and 8 [Red] can be connected to a front panel momentary-contact power switch. The switch must pull the SW\_ON# pin to ground for at least 50 ms to signal the power supply to switch on or off. (The time requirement is due to internal debounce circuitry on the board.) At least two seconds must pass before the power supply will recognize another on/off signal.

#### 2.8.2.5 Front Panel USB Connectors

Figure 19 is a connection diagram for the front panel USB connectors.

# **X** INTEGRATOR'S NOTES

- The +5 V DC power on the USB connector is fused.
- Pins 1, 3, 5, and 7 comprise one USB port.
- Pins 2, 4, 6, and 8 comprise one USB port.
- Use only a front panel USB connector that conforms to the USB 2.0 specification for highspeed USB devices.




Figure 19. Connection Diagram for Front Panel USB Connectors

### 2.8.2.6 Front Panel IEEE 1394a Connectors (Optional)

Figure 20 is a connection diagram for the optional IEEE 1394a connectors.




Figure 20. Connection Diagram for IEEE 1394a Connectors

# **★** INTEGRATOR'S NOTES

- The IEEE 1394a connectors are colored blue.
- The +12 V DC power on the IEEE 1394a connectors is fused.
- Each IEEE 1394a connector provides one IEEE 1394a port.

# 2.9 Jumper Block

# <u>^</u>

### CAUTION

Do not move the jumper with the power on. Always turn off the power and unplug the power cord from the computer before changing a jumper setting. Otherwise, the board could be damaged.

Figure 21 shows the location of the jumper block. The jumper block determines the BIOS Setup program's mode. Table 30 describes the jumper settings for the three modes: normal, configure, and recovery. When the jumper is set to configure mode and the computer is powered-up, the BIOS compares the processor version and the microcode version in the BIOS and reports if the two match.




Figure 21. Location of the Jumper Block

Table 30. BIOS Setup Configuration Jumper Settings

Function/Mode	Jumper Setting		Configuration	
Normal	1-2	3 0 1	The BIOS uses current configuration information and passwords for booting.	
Configure	2-3	3 00 1	After the POST runs, Setup runs automatically. The maintenance menu is displayed.	
Recovery	None	3 00 1	The BIOS attempts to recover the BIOS configuration. A recovery diskette is required.	

### 2.10 Mechanical Considerations

### 2.10.1 Form Factor

The board is designed to fit into an ATX- or microATX-form-factor chassis. Figure 22 illustrates the mechanical form factor of the board. Dimensions are given in inches [millimeters]. The outer dimensions are 9.60 inches by 9.60 inches [243.84 millimeters by 243.84 millimeters]. Location of the I/O connectors and mounting holes are in compliance with the ATX specification.




Figure 22. Board Dimensions

#### 2.10.2 I/O Shield

The back panel I/O shield for the board must meet specific dimension and material requirements. Systems based on this board need the back panel I/O shield to pass certification testing. Figure 23 shows the I/O shield. Dimensions are given in millimeters [inches]. The figures also indicate the position of each cutout. Additional design considerations for I/O shields relative to chassis requirements are described in the ATX specification.

#### ■> NOTE

The I/O shield drawings in this document are for reference only. I/O shields compliant with the ATX chassis specification 2.03 are available from Intel.




Figure 23. I/O Shield Dimensions

### 2.11 Electrical Considerations

### 2.11.1 DC Loading

Maximum loading

Table 31 lists the DC loading characteristics of the boards. This data is based on a DC analysis of all active components within the board that impact its power delivery subsystems. The analysis does not include PCI add-in cards. Minimum values assume a light load placed on the board that is similar to an environment with no applications running and no USB current draw. Maximum values assume a load placed on the board that is similar to a heavy gaming environment with a 500 mA current draw per USB port. These calculations are not based on specific processor values or memory configurations but are based on the minimum and maximum current draw possible from the board's power delivery subsystems to the processor, memory, and USB ports.

Use the datasheets for add-in cards, such as PCI, to determine the overall system power requirements. The selection of a power supply at the system level is dependent on the system's usage model and not necessarily tied to a particular processor speed.

DC Current at: +5 VSB Mode **DC Power** +3.3 V +5 V +12 V -12 V 275 W Minimum loading 3.5 A 12 A 17 A 0 A 0.34 A (S0) 1.00 A (S3)

23 A

29 A

0.20 A

0.34 A (S0)

1.10 A (S3)

16 A

Table 31. DC Loading Characteristics

#### 2.11.2 Add-in Board Considerations

500 W

The boards are designed to provide 2 A (average) of +5 V current for each add-in board. The total +5 V current draw for both boards is as follows: a fully loaded D945PLM board (all three expansion slots and the PCI Express x16 slot filled) must not exceed 8 A.

### 2.11.3 Fan Connector Current Capability



# **A** CAUTION

The processor fan must be connected to the processor fan connector, not to a chassis fan connector. Connecting the processor fan to a chassis fan connector may result in onboard component damage that will halt fan operation.

Table 32 lists the current capability of the fan connectors.

**Table 32.** Fan Connector Current Capability

Fan Connector	Maximum Available Current		
Processor fan	3.0 A		
Front chassis fan	1.5 A		
Rear chassis fan	1.5 A		

### 2.11.4 Power Supply Considerations



# **A** CAUTION

The +5 V standby line for the power supply must be capable of providing adequate +5 V standby current. Failure to do so can damage the power supply. The total amount of standby current required depends on the wake devices supported and manufacturing options.

System integrators should refer to the power usage values listed in Table 31 when selecting a power supply for use with the board.

Additional power required will depend on configurations chosen by the integrator.


The power supply must comply with the following recommendations found in the indicated sections of the ATX form factor specification.

- The potential relation between 3.3 VDC and +5 VDC power rails (Section 4.2)
- The current capability of the +5 VSB line (Section 4.2.1.2)
- All timing parameters (Section 4.2.1.3)
- All voltage tolerances (Section 4.2.2)

### 2.12 Thermal Considerations

# **A** CAUTION

A chassis with a maximum internal ambient temperature of 38 °C at the processor fan inlet is a requirement. Use a processor heatsink that provides omni-directional airflow (similar to the type shown in Figure 24) to maintain required airflow across the processor voltage regulator area.



OM16996

Figure 24. Processor Heatsink for Omni-directional Airflow



#### **CAUTION**

Failure to ensure appropriate airflow may result in reduced performance of both the processor and/or voltage regulator or, in some instances, damage to the board. For a list of chassis that have been tested with Intel desktop boards please refer to the following website:

#### http://developer.intel.com/design/motherbd/cooling.htm

All responsibility for determining the adequacy of any thermal or system design remains solely with the reader. Intel makes no warranties or representations that merely following the instructions presented in this document will result in a system with adequate thermal performance.



#### **CAUTION**

Ensure that the ambient temperature does not exceed the board's maximum operating temperature. Failure to do so could cause components to exceed their maximum case temperature and malfunction. For information about the maximum operating temperature, see the environmental specifications in Section 2.14.

# **A** CAUTION

Ensure that proper airflow is maintained in the processor voltage regulator circuit. Failure to do so may result in damage to the voltage regulator circuit. The processor voltage regulator area (item A in Figure 25) can reach a temperature of up to 85 °C in an open chassis.

Figure 25 shows the locations of the localized high temperature zones.




Figure 25. Localized High Temperature Zones

Table 33 provides maximum case temperatures for the components that are sensitive to thermal changes. The operating temperature, current load, or operating frequency could affect case temperatures. Maximum case temperatures are important when considering proper airflow to cool the board.

**Table 33. Thermal Considerations for Components** 

Component	Maximum Case Temperature		
Intel Pentium 4 processor	For processor case temperature, see processor datasheets and processor specification updates		
Intel 82945P MCH	103 °C (under bias)		
Intel 82801G ICH7	110 °C (under bias, without heatsink) 99 °C (under bias, with heatsink)		

For information about	Refer to		
Intel Pentium 4 processor datasheets and specification updates	Section 1.2, page 15		

# 2.13 Reliability

The Mean Time Between Failures (MTBF) prediction is calculated using component and subassembly random failure rates. The calculation is based on the Bellcore Reliability Prediction Procedure, TR-NWT-000332, Issue 4, September 1991. The MTBF prediction is used to estimate repair rates and spare parts requirements.

The MTBF data is calculated from predicted data at 55 °C. The MTBF for the D945PLM board is 108,165 hours.

# 2.14 Environmental

Table 34 lists the environmental specifications for the board.

Table 34. Environmental Specifications

Parameter	Specification				
Temperature					
Non-Operating	-40 °C to +70 °C				
Operating	0 °C to +55 °C				
Shock					
Unpackaged	50 g trapezoidal waveform				
	Velocity change of 170 inches/second				
Packaged	Half sine 2 millisecond				
	Product Weight (pounds)	Free Fall (inches)	Velocity Change (inches/sec)		
	<20	36	167		
	21-40	30	152		
	41-80	24	136		
	81-100	18	118		
Vibration					
Unpackaged	5 Hz to 20 Hz: 0.01 g <sup>2</sup> Hz sloping up to 0.02 g <sup>2</sup> Hz				
	20 Hz to 500 Hz: 0.02 g <sup>2</sup> Hz (flat)				
Packaged	5 Hz to 40 Hz: 0.015 g <sup>2</sup> Hz (flat)				
	40 Hz to 500 Hz: 0.015 g <sup>2</sup> Hz sloping down to 0.00015 g <sup>2</sup> Hz				

# 2.15 Regulatory Compliance

This section describes the Desktop Boards' compliance with U.S. and international safety and electromagnetic compatibility (EMC) regulations.

### 2.15.1 Safety Regulations

Table 35 lists the safety regulations that the Desktop Board D945PLM complies with when correctly installed in a compatible host system.

Table 35. Safety Regulations

Regulation	Title
UL 60950-1:2003/	Information Technology Equipment - Safety - Part 1: General
CSA C22.2 No. 60950-1-03	Requirements (USA and Canada)
EN 60950-1:2002	Information Technology Equipment - Safety - Part 1: General Requirements (European Union)
IEC 60950-1:2001, First Edition	Information Technology Equipment - Safety - Part 1: General Requirements (International)

### 2.15.2 EMC Regulations

Table 36 lists the EMC regulations the Desktop Board D945PLM complies with when correctly installed in a compatible host system.

Table 36. EMC Regulations

Regulation	Title		
FCC (Class B)	Title 47 of the Code of Federal Regulations, Parts 2 and 15, Subpart B, Radio Frequency Devices. (USA)		
ICES-003 (Class B)	Interference-Causing Equipment Standard, Digital Apparatus. (Canada)		
EN55022: 1998 (Class B)	Limits and methods of measurement of Radio Interference Characteristics of Information Technology Equipment. (European Union)		
EN55024: 1998	Information Technology Equipment – Immunity Characteristics Limits and methods of measurement. (European Union)		
AS/NZS CISPR 22 (Class B)	Australian Communications Authority, Standard for Electromagnetic Compatibility. (Australia and New Zealand)		
CISPR 22, 3 <sup>rd</sup> Edition (Class B)  Limits and methods of measurement of Radio Disturbance Characteristics of Information Technology Equipment. (Intern			
CISPR 24: 1997	Information Technology Equipment – Immunity Characteristics – Limits and Methods of Measurements. (International)		
VCCI (Class B)	Voluntary Control for Interference by Information Technology Equipment (Japan)		

### 2.15.2.1 FCC Compliance Statement (USA)

Product Type: D945PLM Desktop Board

This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential environment. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and the receiver.
- Connect the equipment to a different electrical branch circuit from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help.

Any changes or modifications to the equipment not expressly approved by Intel Corporation could void the user's authority to operate the equipment.

Tested to comply with FCC standards for home or office use.

#### 2.15.2.2 Canadian Compliance Statement

This Class B digital apparatus complies with Canadian ICES-003.

Cet appereil numérique de la classe B est conforme à la norme NMB-003 du Canada.

### 2.15.3 European Union Declaration of Conformity Statement

We, Intel Corporation, declare under our sole responsibility that the product: Intel Desktop Board D945PLM is in conformity with all applicable essential requirements necessary for CE marking, following the provisions of the European Council Directive 89/336/EEC (EMC Directive) and Council Directive 73/23/EEC (Safety/Low Voltage Directive).

The product is properly CE marked demonstrating this conformity and is for distribution within all member states of the EU with no restrictions.



This product follows the provisions of the European Directives 89/336/EEC and 73/23/EEC.

*Dansk* Dette produkt er i overensstemmelse med det europæiske direktiv 89/336/EEC & 73/23/EEC.

*Dutch* Dit product is in navolging van de bepalingen van Europees Directief 89/336/EEC & 73/23/EEC.

Suomi Tämä tuote noudattaa EU-direktiivin 89/336/EEC & 73/23/EEC määräyksiä.

*Français* Ce produit est conforme aux exigences de la Directive Européenne 89/336/EEC & 73/23/EEC.

*Deutsch* Dieses Produkt entspricht den Bestimmungen der Europäischen Richtlinie 89/336/EEC & 73/23/EEC.

*Icelandic* Þessi vara stenst reglugerð Evrópska Efnahags Bandalagsins númer 89/336/ EEC & 73/23/EEC.

Italiano Questo prodotto è conforme alla Direttiva Europea 89/336/EEC & 73/23/EEC.

*Norsk* Dette produktet er i henhold til bestemmelsene i det europeiske direktivet 89/336/ EEC & 73/23/EEC.

*Portuguese* Este produto cumpre com as normas da Diretiva Européia 89/336/EEC & 73/23/EEC.

Español Este producto cumple con las normas del Directivo Europeo 89/336/EEC & 73/23/EEC.

Svenska Denna produkt har tillverkats i enlighet med EG-direktiv 89/336/EEC & 73/23/EEC.

### 2.15.4 Recycling Considerations

Intel encourages its customers to recycle its products and their components (e.g., batteries, circuit boards, plastic enclosures, etc.) whenever possible. In the U.S., a list of recyclers in your area can be found at:

http://www.eiae.org/

In the absence of a viable recycling option, products and their components must be disposed of in accordance with all applicable local environmental regulations.

# 2.15.5 Product Certification Markings (Board Level)

Table 37 lists the board's product certification markings.

**Table 37. Product Certification Markings** 

Description	Marking
UL joint US/Canada Recognized Component mark. Includes adjacent UL file number for Intel Desktop Boards: E210882 (component side).	c <b>FL</b> °us
FCC Declaration of Conformity logo mark for Class B equipment; includes Intel name and D945PLM model designation (component side).	Trade Name Model Number  Tested To Comply With FCC Standards FOR HOME OR OFFICE USE
CE mark. Declares compliance to European Union (EU) EMC directive (89/336/EEC) and Low Voltage directive (73/23/EEC) (component side). The CE mark should also be on the shipping container.	CE
Australian Communications Authority (ACA) C-Tick mark. Includes adjacent Intel supplier code number, N-232. The C-tick mark should also be on the shipping container.	C
Printed wiring board manufacturer's recognition mark: consists of a unique UL recognized manufacturer's logo, along with a flammability rating (solder side).	V-0 or 94V-0
Lead – Free Certification	2ND LVL INTCT
Pb-free certification markings are per the JEDEC spec.	260 °C (e1)
Pb-free symbol - PB_FREE_SILK	
e1 symbol (specifies the composition of the solder paste) - E1_SILK	
$2^{\text{ND}}$ Level Interconnect (used until a board is considered Pb-free per the RoHS definition – This must follow the Pb-free symbol. It is abbreviated per spec) - 2ND_LVL_INTCT_SILK	
260 °C (specifies maximum safe processing temperature) - 260C_SILK	

# 3 Overview of BIOS Features

# **What This Chapter Contains**

3.1	Introduction	69
	BIOS Flash Memory Organization	
	Resource Configuration	
	System Management BIOS (SMBIOS)	
	Legacy USB Support	
	BIOS Updates	
	Boot Options	
	Adjusting Boot Speed	
3.9	BIOS Security Features	75

### 3.1 Introduction

The boards use an Intel BIOS that is stored in the Serial Peripheral Interface Flash Memory (SPI Flash) and can be updated using a disk-based program. The SPI Flash contains the BIOS Setup program, POST, the PCI auto-configuration utility, and Plug and Play support.

The BIOS displays a message during POST identifying the type of BIOS and a revision code. The initial production BIOSs are identified as SN94510J.86A.

When the BIOS Setup configuration jumper is set to configure mode and the computer is poweredup, the BIOS compares the CPU version and the microcode version in the BIOS and reports if the two match.

The BIOS Setup program can be used to view and change the BIOS settings for the computer. The BIOS Setup program is accessed by pressing the <F2> key after the Power-On Self-Test (POST) memory test begins and before the operating system boot begins. The menu bar is shown below.

Maintenance	Main	Advanced	Security	Power	Boot	Exit	
-------------	------	----------	----------	-------	------	------	--

#### ■> NOTE

The maintenance menu is displayed only when the Desktop Board is in configure mode. Section 2.9 on page 56 shows how to put the Desktop Board in configure mode.

Table 38 lists the BIOS Setup program menu features.

Table 38. BIOS Setup Program Menu Bar

Maintenance	Main	Advanced	Security	Power	Boot	Exit
Clears	Displays	Configures	Sets	Configures	Selects boot	Saves or
passwords and	processor	advanced	passwords	power	options	discards
displays	and memory	features	and security	management		changes to
processor	configuration	available	features	features and		Setup
information		through the		power supply		program
		chipset		controls		options

Table 39 lists the function keys available for menu screens.

Table 39. BIOS Setup Program Function Keys

BIOS Setup Program Function Key	Description Selects a different menu screen (Moves the cursor left or right)		
<> or <>>			
<^> or <↓>	Selects an item (Moves the cursor up or down)		
<tab> Selects a field (Not implemented)</tab>			
<enter></enter>	Executes command or selects the submenu		
<f9> Load the default configuration values for the current n</f9>			
<f10> Save the current values and exits the BIOS Setup progr</f10>			
<esc></esc>	Exits the menu		

# 3.2 BIOS Flash Memory Organization

The Serial Peripheral Interface Flash Memory (SPI Flash) includes a 4 Mbit (512 KB) flash memory device.

# 3.3 Resource Configuration

## 3.3.1 PCI Autoconfiguration

The BIOS can automatically configure PCI devices. PCI devices may be onboard or add-in cards. Autoconfiguration lets a user insert or remove PCI cards without having to configure the system. When a user turns on the system after adding a PCI card, the BIOS automatically configures interrupts, the I/O space, and other system resources. Any interrupts set to Available in Setup are considered to be available for use by the add-in card.

### 3.3.2 PCI IDE Support

If you select Auto in the BIOS Setup program, the BIOS automatically sets up the PCI IDE connector with independent I/O channel support. The IDE interface supports hard drives up to ATA-66/100 and recognizes any ATAPI compliant devices, including CD-ROM drives, tape drives, and Ultra DMA drives. The interface also supports second-generation SATA drives. The BIOS determines the capabilities of each drive and configures them to optimize capacity and

performance. To take advantage of the high capacities typically available today, hard drives are automatically configured for Logical Block Addressing (LBA) and to PIO Mode 3 or 4, depending on the capability of the drive. You can override the auto-configuration options by specifying manual configuration in the BIOS Setup program.

To use ATA-66/100 features the following items are required:

- An ATA-66/100 peripheral device
- An ATA-66/100 compatible cable
- ATA-66/100 operating system device drivers

#### ■> NOTE

Do not connect an ATA device as a slave on the same IDE cable as an ATAPI master device. For example, do not connect an ATA hard drive as a slave to an ATAPI CD-ROM drive.

# 3.4 System Management BIOS (SMBIOS)

SMBIOS is a Desktop Management Interface (DMI) compliant method for managing computers in a managed network.

The main component of SMBIOS is the Management Information Format (MIF) database, which contains information about the computing system and its components. Using SMBIOS, a system administrator can obtain the system types, capabilities, operational status, and installation dates for system components. The MIF database defines the data and provides the method for accessing this information. The BIOS enables applications such as third-party management software to use SMBIOS. The BIOS stores and reports the following SMBIOS information:

- BIOS data, such as the BIOS revision level
- Fixed-system data, such as peripherals, serial numbers, and asset tags
- Resource data, such as memory size, cache size, and processor speed
- Dynamic data, such as event detection and error logging

Non-Plug and Play operating systems, such as Windows NT\*, require an additional interface for obtaining the SMBIOS information. The BIOS supports an SMBIOS table interface for such operating systems. Using this support, an SMBIOS service-level application running on a non-Plug and Play operating system can obtain the SMBIOS information.

## 3.5 Legacy USB Support

Legacy USB support enables USB devices to be used even when the operating system's USB drivers are not yet available. Legacy USB support is used to access the BIOS Setup program, and to install an operating system that supports USB.

Legacy USB support operates as follows:

- 1. When you apply power to the computer, legacy support is disabled.
- 2. POST begins.
- 3. Legacy USB support is enabled by the BIOS allowing you to use a USB keyboard to enter and configure the BIOS Setup program and the maintenance menu.

- 4. POST completes.
- 5. The operating system loads. While the operating system is loading, USB keyboards and mice are recognized and may be used to configure the operating system.
- 6. After the operating system loads the USB drivers, all legacy and non-legacy USB devices are recognized by the operating system, and Legacy USB support from the BIOS is no longer used.

To install an operating system that supports USB, follow the operating system's installation instructions.

### 3.6 BIOS Updates

The BIOS can be updated using either of the following utilities, which are available on the Intel World Wide Web site:

- Intel<sup>®</sup> Express BIOS Update utility, which enables automated updating while in the Windows environment. Using this utility, the BIOS can be updated from a file on a hard disk, a 1.44 MB diskette, or a CD-ROM, or from the file location on the Web.
- Intel® Flash Memory Update Utility, which requires creation of a boot diskette and manual rebooting of the system. Using this utility, the BIOS can be updated from a file on a 1.44 MB diskette (from a legacy diskette drive or an LS-120 diskette drive) or a CD-ROM.

Both utilities verify that the updated BIOS matches the target system to prevent accidentally installing an incompatible BIOS.

#### ■> NOTE

Review the instructions distributed with the upgrade utility before attempting a BIOS update.

For information about	Refer to	
The Intel World Wide Web site	Section 1.2, page 15	

### 3.6.1 Language Support

The BIOS Setup program and help messages are supported in US English. Additional languages are available in the Integrator's Toolkit utility. Check the Intel website for details.

### 3.6.2 Custom Splash Screen

During POST, an Intel<sup>®</sup> splash screen is displayed by default. This splash screen can be augmented with a custom splash screen. The Integrator's Toolkit that is available from Intel can be used to create a custom splash screen.

#### ■> NOTE

If you add a custom splash screen, it will share space with the Intel branded logo.

For information about Refer to	
The Intel World Wide Web site	Section 1.2, page 15

### 3.7 Boot Options

In the BIOS Setup program, the user can choose to boot from a diskette drive, hard drives, CD-ROM, or the network. The default setting is for the diskette drive to be the first boot device, the hard drive second, and the ATAPI CD-ROM third. The fourth device is disabled.

#### 3.7.1 CD-ROM Boot

Booting from CD-ROM is supported in compliance to the El Torito bootable CD-ROM format specification. Under the Boot menu in the BIOS Setup program, ATAPI CD-ROM is listed as a boot device. Boot devices are defined in priority order. Accordingly, if there is not a bootable CD in the CD-ROM drive, the system will attempt to boot from the next defined drive.

#### 3.7.2 Network Boot

The network can be selected as a boot device. This selection allows booting from the onboard LAN or a network add-in card with a remote boot ROM installed.

Pressing the <F12> key during POST automatically forces booting from the LAN. To use this key during POST, the User Access Level in the BIOS Setup program's Security menu must be set to Full.

### 3.7.3 Booting Without Attached Devices

For use in embedded applications, the BIOS has been designed so that after passing the POST, the operating system loader is invoked even if the following devices are not present:

- Video adapter
- Keyboard
- Mouse

## 3.7.4 Changing the Default Boot Device During POST

Pressing the <F10> key during POST causes a boot device menu to be displayed. This menu displays the list of available boot devices (as set in the BIOS setup program's Boot Device Priority Submenu). Table 40 lists the boot device menu options.

**Table 40. Boot Device Menu Options** 

<b>Boot Device Menu Function Keys</b>	Description
<^> or <↓>	Selects a default boot device
<enter></enter>	Exits the menu, saves changes, and boots from the selected device
<esc></esc>	Exits the menu without saving changes

### 3.8 Adjusting Boot Speed

These factors affect system boot speed:

- Selecting and configuring peripherals properly
- Optimized BIOS boot parameters

### 3.8.1 Peripheral Selection and Configuration

The following techniques help improve system boot speed:

- Choose a hard drive with parameters such as "power-up to data ready" less than eight seconds, that minimize hard drive startup delays.
- Select a CD-ROM drive with a fast initialization rate. This rate can influence POST execution time.
- Eliminate unnecessary add-in adapter features, such as logo displays, screen repaints, or mode changes in POST. These features may add time to the boot process.
- Try different monitors. Some monitors initialize and communicate with the BIOS more quickly, which enables the system to boot more quickly.

### 3.8.2 BIOS Boot Optimizations

Use of the following BIOS Setup program settings reduces the POST execution time.

In the Boot Menu:

- Set the hard disk drive as the first boot device. As a result, the POST does not first seek a diskette drive, which saves about one second from the POST execution time.
- Disable Quiet Boot, which eliminates display of the logo splash screen. This could save several seconds of painting complex graphic images and changing video modes.

In the Peripheral Configuration submenu, disable the LAN device if it will not be used. This can reduce up to four seconds of option ROM boot time.

#### ■> NOTE

It is possible to optimize the boot process to the point where the system boots so quickly that the Intel logo screen (or a custom logo splash screen) will not be seen. Monitors and hard disk drives with minimum initialization times can also contribute to a boot time that might be so fast that necessary logo screens and POST messages cannot be seen.

This boot time may be so fast that some drives might be not be initialized at all. If this condition should occur, it is possible to introduce a programmable delay ranging from three to 30 seconds (using the Hard Disk Pre-Delay feature of the Advanced Menu in the Drive Configuration Submenu of the BIOS Setup program).

### 3.9 BIOS Security Features

The BIOS includes security features that restrict access to the BIOS Setup program and who can boot the computer. A supervisor password and a user password can be set for the BIOS Setup program and for booting the computer, with the following restrictions:

- The supervisor password gives unrestricted access to view and change all the Setup options in the BIOS Setup program. This is the supervisor mode.
- The user password gives restricted access to view and change Setup options in the BIOS Setup program. This is the user mode.
- If only the supervisor password is set, pressing the <Enter> key at the password prompt of the BIOS Setup program allows the user restricted access to Setup.
- If both the supervisor and user passwords are set, users can enter either the supervisor password or the user password to access Setup. Users have access to Setup respective to which password is entered.
- Setting the user password restricts who can boot the computer. The password prompt will be
  displayed before the computer is booted. If only the supervisor password is set, the computer
  boots without asking for a password. If both passwords are set, the user can enter either
  password to boot the computer.
- For enhanced security, use different passwords for the supervisor and user passwords.
- Valid password characters are A-Z, a-z, and 0-9. Passwords may be up to 16 characters in length.

Table 41 shows the effects of setting the supervisor password and user password. This table is for reference only and is not displayed on the screen.

Table 41. Supervisor and User Password Functions

Password Set	Supervisor Mode	User Mode	Setup Options	Password to Enter Setup	Password During Boot
Neither	Can change all options (Note)	Can change all options (Note)	None	None	None
Supervisor only	Can change all options	Can change a limited number of options	Supervisor Password	Supervisor	None
User only	N/A	Can change all options	Enter Password Clear User Password	User	User
Supervisor and user set	Can change all options	Can change a limited number of options	Supervisor Password Enter Password	Supervisor or user	Supervisor or user

Note: If no password is set, any user can change all Setup options.

Intel Desktop Board D945PLM Technical Product Specification

# 4 Error Messages and Beep Codes

# **What This Chapter Contains**

4.1	Speaker	77
	BIOS Beep Codes	
	BIOS Error Messages	
	Port 80h POST Codes	

# 4.1 Speaker

The board-mounted speaker provides audible error code (beep code) information during POST.

For information about	Refer to	
The location of the onboard speaker	Figure 1, page 12	

# 4.2 BIOS Beep Codes

Whenever a recoverable error occurs during POST, the BIOS displays an error message describing the problem (see Table 42).

Table 42. Beep Codes

Туре	Pattern	Frequency
Memory error	Three long beeps	1280 Hz
Thermal warning	Four alternating beeps:	High tone: 2000 Hz
	High tone, low tone, high tone, low tone	Low tone: 1600 Hz

# 4.3 BIOS Error Messages

Table 43 lists the error messages and provides a brief description of each.

Table 43. BIOS Error Messages

Error Message	Explanation	
CMOS Battery Low	The battery may be losing power. Replace the battery soon.	
CMOS Checksum Bad	MOS Checksum Bad  The CMOS checksum is incorrect. CMOS memory may have been corrupted. Run Setup to reset values.	
Memory Size Decreased Memory size has decreased since the last boot. If no memore removed then memory may be bad.		
No Boot Device Available	System did not find a device to boot.	

### 4.4 Port 80h POST Codes

During the POST, the BIOS generates diagnostic progress codes (POST-codes) to I/O port 80h. If the POST fails, execution stops and the last POST code generated is left at port 80h. This code is useful for determining the point where an error occurred.

Displaying the POST-codes requires a PCI bus add-in card, often called a POST card. The POST card can decode the port and display the contents on a medium such as a seven-segment display.

#### ■> NOTE

The POST card must be installed in PCI bus connector 1.

The following tables provide information about the POST codes generated by the BIOS:

- Table 44 lists the Port 80h POST code ranges
- Table 45 lists the Port 80h POST codes themselves
- Table 46 lists the Port 80h POST sequence

#### **■**> NOTE

In the tables listed above, all POST codes and range values are listed in hexadecimal.

Table 44. Port 80h POST Code Ranges

Range	Category/Subsystem
00 – 0F	Debug codes: Can be used by any PEIM/driver for debug.
10 – 1F	Host Processors: 1F is an unrecoverable CPU error.
20 – 2F	Memory/Chipset: 2F is no memory detected or no useful memory detected.
30 – 3F	Recovery: 3F indicated recovery failure.
40 – 4F	Reserved for future use.
50 – 5F	I/O Busses: PCI, USB, ISA, ATA, etc. 5F is an unrecoverable error. Start with PCI.
60 – 6F	Reserved for future use (for new busses).
70 – 7F	Output Devices: All output consoles. 7F is an unrecoverable error.
80 – 8F	Reserved for future use (new output console codes).
90 – 9F	Input devices: Keyboard/Mouse. 9F is an unrecoverable error.
A0 – AF	Reserved for future use (new input console codes).
B0 – BF	Boot Devices: Includes fixed media and removable media. BF is an unrecoverable error.
C0 – CF	Reserved for future use.
D0 – DF	Boot device selection.
E0 – FF	F0 – FF: FF processor exception.
	E0 – EE: Miscellaneous codes. See Table 45.
	EF boot/S3: resume failure.

Table 45. Port 80h POST Codes

POST Code	Description of POST Operation	
	Host Processor	
10	Power-on initialization of the host processor (Boot Strap Processor)	
11	Host processor Cache initialization (including APs)	
12	Starting Application processor initialization	
13	SMM initialization	
	Chipset	
21	Initializing a chipset component	
	Memory	
22	Reading SPD from memory DIMMs	
23	Detecting presence of memory DIMMs	
24	Programming timing parameters in the memory controller and the DIMMs	
25	Configuring memory	
26	Optimizing memory settings	
27	Initializing memory, such as ECC init	
28	Testing memory	
	PCI Bus	
50	Enumerating PCI busses	
51	Allocating resources to PCI bus	
52	Hot Plug PCI controller initialization	
53 – 57	Reserved for PCI Bus	
	USB	
58	Resetting USB bus	
59	Reserved for USB	
	ATA/ATAPI/SATA	
5A	Resetting PATA/SATA bus and all devices	
5B	Reserved for ATA	
	SMBus	
5C	Resetting SMBUS	
5D	Reserved for SMBUS	
	Local Console	
70	Resetting the VGA controller	
71	Disabling the VGA controller	
72	Enabling the VGA controller	
	Remote Console	
78	Resetting the console controller	
79	Disabling the console controller	
7A	Enabling the console controller	

continued

Table 45. Port 80h POST Codes (continued)

Resetting keyboard	Description of POST Operation	
91 Disabling keyboard 92 Detecting presence of keyboard 93 Enabling keyboard 94 Clearing keyboard input buffer 95 Instructing keyboard controller to run Self Test (PS2 only)	Keyboard (PS2 or USB)	
92 Detecting presence of keyboard 93 Enabling keyboard 94 Clearing keyboard input buffer 95 Instructing keyboard controller to run Self Test (PS2 only)  88 Resetting mouse 99 Disabling mouse 99 Disabling mouse 90 Detecting presence of mouse 91 Enabling mouse 92 Fixed Media 95 Enabling mouse 96 Enabling mouse 97 Fixed Media 98 Resetting fixed media 99 Disabling fixed media 90 Resetting fixed media 91 Disabling fixed media 92 Detecting presence of a fixed media (IDE hard drive detection etc.) 93 Enabling/configuring a fixed media 94 Removable media 95 Removable media 96 Disabling removable media 97 Disabling removable media 98 Disabling removable media 99 Disabling removable media 99 Disabling removable media 90 Disabling removable media 91 Disabling removable media 92 Detecting presence of a removable media (IDE, CD-ROM detection, etc.) 98 Enabling/configuring a removable media 99 Disabling fremovable media 90 Disabling removable media 90 Disabling removable media 91 Disabling removable media 92 Detecting presence of a removable media (IDE, CD-ROM detection, etc.) 99 Dy Trying boot selection y (y=0 to 15) 90 PEI Core 90 Etarted dispatching PEIMs (emitted on first report of EFI_SW_PC_INIT_BEGIN EFI_SW_PEL_PC_HANDOFF_TO_NEXT		90
93 Enabling keyboard 94 Clearing keyboard input buffer 95 Instructing keyboard controller to run Self Test (PS2 only)  Mouse (PS2 or USB)  98 Resetting mouse 99 Disabling mouse 9A Detecting presence of mouse 9B Enabling mouse Fixed Media  B0 Resetting fixed media B1 Disabling fixed media B2 Detecting presence of a fixed media (IDE hard drive detection etc.) B3 Enabling/configuring a fixed media  B8 Resetting removable media B9 Disabling removable media BA Detecting presence of a removable media (IDE, CD-ROM detection, etc.) BC Enabling/configuring a removable media  BDS  Dy Trying boot selection y (y=0 to 15)  PEI Core  E0 Started dispatching PEIMs (emitted on first report of EFI_SW_PC_INIT_BEGIN EFI_SW_PEI_PC_HANDOFF_TO_NEXT		91
94 Clearing keyboard input buffer 95 Instructing keyboard controller to run Self Test (PS2 only)  88 Resetting mouse 99 Disabling mouse 90 Disabling mouse 91 Detecting presence of mouse 92 Enabling mouse 93 Fixed Media 95 Resetting fixed media 96 Resetting fixed media 97 Disabling fixed media 98 Enabling fixed media 99 Resetting fixed media 90 Resetting fixed media 91 Disabling fixed media 92 Detecting presence of a fixed media (IDE hard drive detection etc.) 93 Enabling/configuring a fixed media 94 Removable media 95 Resetting removable media 96 Disabling removable media 97 Disabling removable media 98 Disabling removable media 99 Disabling removable media 99 Disabling removable media 90 Disabling removable media 90 Disabling removable media 91 Detecting presence of a removable media (IDE, CD-ROM detection, etc.) 91 BDS 92 Dy Trying boot selection y (y=0 to 15) 94 PEI Core 95 Started dispatching PEIMs (emitted on first report of EFI_SW_PC_INIT_BEGIN EFI_SW_PEI_PC_HANDOFF_TO_NEXT		92
Mouse (PS2 or USB)		93
Mouse (PS2 or USB)  98 Resetting mouse 99 Disabling mouse 9A Detecting presence of mouse 9B Enabling mouse  Fixed Media  B0 Resetting fixed media  B1 Disabling fixed media  B2 Detecting presence of a fixed media (IDE hard drive detection etc.)  B3 Enabling/configuring a fixed media  B8 Resetting removable media  B9 Disabling removable media  B9 Disabling removable media  B0 Detecting presence of a removable media (IDE, CD-ROM detection, etc.)  B0 Enabling/configuring a removable media  B1 Detecting presence of a removable media (IDE, CD-ROM detection, etc.)  B1 Detecting presence of a removable media (IDE, CD-ROM detection, etc.)  B1 Detecting presence of a removable media (IDE, CD-ROM detection, etc.)  B1 Detecting presence of a removable media (IDE, CD-ROM detection, etc.)  B2 Enabling/configuring a removable media  B2 DY Trying boot selection y (y=0 to 15)  P2 CORE  E0 Started dispatching P2 MS (emitted on first report of EFI_SW_PC_INIT_BEGIN EFI_SW_PE_PC_HANDOFF_TO_NEXT		94
98 Resetting mouse 99 Disabling mouse 9A Detecting presence of mouse 9B Enabling mouse  Fixed Media  B0 Resetting fixed media  B1 Disabling fixed media  B2 Detecting presence of a fixed media (IDE hard drive detection etc.)  B3 Enabling/configuring a fixed media  B8 Resetting removable media  B9 Disabling removable media  B9 Disabling removable media  BA Detecting presence of a removable media (IDE, CD-ROM detection, etc.)  BC Enabling/configuring a removable media  BDS  Dy Trying boot selection y (y=0 to 15)  PEI Core  E0 Started dispatching PEIMs (emitted on first report of EFI_SW_PC_INIT_BEGIN EFI_SW_PEI_PC_HANDOFF_TO_NEXT		95
99 Disabling mouse 9A Detecting presence of mouse 9B Enabling mouse  Fixed Media  B0 Resetting fixed media  B1 Disabling fixed media  B2 Detecting presence of a fixed media (IDE hard drive detection etc.)  B3 Enabling/configuring a fixed media  Removable media  B8 Resetting removable media  B9 Disabling removable media  BA Detecting presence of a removable media (IDE, CD-ROM detection, etc.)  BC Enabling/configuring a removable media  BDS  Dy Trying boot selection y (y=0 to 15)  PEI Core  E0 Started dispatching PEIMs (emitted on first report of EFI_SW_PC_INIT_BEGIN EFI_SW_PEI_PC_HANDOFF_TO_NEXT		
9A Detecting presence of mouse  9B Enabling mouse  Fixed Media  B0 Resetting fixed media  B1 Disabling fixed media  B2 Detecting presence of a fixed media (IDE hard drive detection etc.)  B3 Enabling/configuring a fixed media  Removable media  B8 Resetting removable media  B9 Disabling removable media  BA Detecting presence of a removable media (IDE, CD-ROM detection, etc.)  BC Enabling/configuring a removable media  BDS  Dy Trying boot selection y (y=0 to 15)  PEI Core  E0 Started dispatching PEIMs (emitted on first report of EFI_SW_PC_INIT_BEGIN EFI_SW_PEI_PC_HANDOFF_TO_NEXT		98
Pixed Media  Resetting fixed media  B1 Disabling fixed media  B2 Detecting presence of a fixed media (IDE hard drive detection etc.)  B3 Enabling/configuring a fixed media  Removable media  B8 Resetting removable media  B9 Disabling removable media  BA Detecting presence of a removable media (IDE, CD-ROM detection, etc.)  BC Enabling/configuring a removable media  BDS  Dy Trying boot selection y (y=0 to 15)  PEI Core  E0 Started dispatching PEIMs (emitted on first report of EFI_SW_PC_INIT_BEGIN EFI_SW_PEI_PC_HANDOFF_TO_NEXT		99
Fixed Media  B0 Resetting fixed media  B1 Disabling fixed media  B2 Detecting presence of a fixed media (IDE hard drive detection etc.)  B3 Enabling/configuring a fixed media  Removable media  B8 Resetting removable media  B9 Disabling removable media  BA Detecting presence of a removable media (IDE, CD-ROM detection, etc.)  BC Enabling/configuring a removable media  BDS  Dy Trying boot selection y (y=0 to 15)  PEI Core  E0 Started dispatching PEIMs (emitted on first report of EFI_SW_PC_INIT_BEGIN EFI_SW_PEI_PC_HANDOFF_TO_NEXT		9A
B0 Resetting fixed media B1 Disabling fixed media B2 Detecting presence of a fixed media (IDE hard drive detection etc.) B3 Enabling/configuring a fixed media  Removable media  B8 Resetting removable media B9 Disabling removable media  BA Detecting presence of a removable media (IDE, CD-ROM detection, etc.)  BC Enabling/configuring a removable media  BDS  Dy Trying boot selection y (y=0 to 15)  PEI Core  E0 Started dispatching PEIMs (emitted on first report of EFI_SW_PC_INIT_BEGIN EFI_SW_PEI_PC_HANDOFF_TO_NEXT		9B
B1 Disabling fixed media B2 Detecting presence of a fixed media (IDE hard drive detection etc.) B3 Enabling/configuring a fixed media  Removable media  B8 Resetting removable media  B9 Disabling removable media  BA Detecting presence of a removable media (IDE, CD-ROM detection, etc.)  BC Enabling/configuring a removable media  BDS  Dy Trying boot selection y (y=0 to 15)  PEI Core  E0 Started dispatching PEIMs (emitted on first report of EFI_SW_PC_INIT_BEGIN EFI_SW_PEI_PC_HANDOFF_TO_NEXT		
B2 Detecting presence of a fixed media (IDE hard drive detection etc.)  B3 Enabling/configuring a fixed media  Removable media  B8 Resetting removable media  B9 Disabling removable media  BA Detecting presence of a removable media (IDE, CD-ROM detection, etc.)  BC Enabling/configuring a removable media  BDS  Dy Trying boot selection y (y=0 to 15)  PEI Core  E0 Started dispatching PEIMs (emitted on first report of EFI_SW_PC_INIT_BEGIN EFI_SW_PEI_PC_HANDOFF_TO_NEXT		B0
B3 Enabling/configuring a fixed media  Removable media  B8 Resetting removable media  B9 Disabling removable media  BA Detecting presence of a removable media (IDE, CD-ROM detection, etc.)  BC Enabling/configuring a removable media  BDS  Dy Trying boot selection y (y=0 to 15)  PEI Core  E0 Started dispatching PEIMs (emitted on first report of EFI_SW_PC_INIT_BEGIN EFI_SW_PEI_PC_HANDOFF_TO_NEXT		B1
Removable media  B8 Resetting removable media  B9 Disabling removable media  BA Detecting presence of a removable media (IDE, CD-ROM detection, etc.)  BC Enabling/configuring a removable media  BDS  Dy Trying boot selection y (y=0 to 15)  PEI Core  E0 Started dispatching PEIMs (emitted on first report of EFI_SW_PC_INIT_BEGIN EFI_SW_PEI_PC_HANDOFF_TO_NEXT		B2
B8 Resetting removable media B9 Disabling removable media BA Detecting presence of a removable media (IDE, CD-ROM detection, etc.) BC Enabling/configuring a removable media  BDS  Dy Trying boot selection y (y=0 to 15)  PEI Core  E0 Started dispatching PEIMs (emitted on first report of EFI_SW_PC_INIT_BEGIN EFI_SW_PEI_PC_HANDOFF_TO_NEXT		B3
B9 Disabling removable media  BA Detecting presence of a removable media (IDE, CD-ROM detection, etc.)  BC Enabling/configuring a removable media  BDS  Dy Trying boot selection y (y=0 to 15)  PEI Core  E0 Started dispatching PEIMs (emitted on first report of EFI_SW_PC_INIT_BEGIN EFI_SW_PEI_PC_HANDOFF_TO_NEXT		
BA Detecting presence of a removable media (IDE, CD-ROM detection, etc.)  BC Enabling/configuring a removable media  BDS  Dy Trying boot selection y (y=0 to 15)  PEI Core  E0 Started dispatching PEIMs (emitted on first report of EFI_SW_PC_INIT_BEGIN EFI_SW_PEI_PC_HANDOFF_TO_NEXT		B8
BC Enabling/configuring a removable media  BDS  Dy Trying boot selection y (y=0 to 15)  PEI Core  E0 Started dispatching PEIMs (emitted on first report of EFI_SW_PC_INIT_BEGIN EFI_SW_PEI_PC_HANDOFF_TO_NEXT		B9
BDS  Dy Trying boot selection y (y=0 to 15)  PEI Core  E0 Started dispatching PEIMs (emitted on first report of EFI_SW_PC_INIT_BEGIN EFI_SW_PEI_PC_HANDOFF_TO_NEXT		ВА
Dy Trying boot selection y (y=0 to 15)  PEI Core  E0 Started dispatching PEIMs (emitted on first report of EFI_SW_PC_INIT_BEGIN EFI_SW_PEI_PC_HANDOFF_TO_NEXT		BC
PEI Core  E0 Started dispatching PEIMs (emitted on first report of EFI_SW_PC_INIT_BEGIN EFI_SW_PEI_PC_HANDOFF_TO_NEXT		
E0 Started dispatching PEIMs (emitted on first report of EFI_SW_PC_INIT_BEGIN EFI_SW_PEI_PC_HANDOFF_TO_NEXT		Dy
EFI_SW_PEI_PC_HANDOFF_TO_NEXT		
E2 Permanent memory found.		
		E2
E1, E3 Reserved for PEI/PEIMs		E1, E3
DXE Core		
E4 Entered DXE phase		E4
E5 Started dispatching drivers		E5
E6 Started connecting drivers		E6

continued

Table 45. Port 80h POST Codes (continued)

POST Code	Description of POST Operation
	DXE Drivers
E7	Waiting for user input
E8	Checking password
E9	Entering BIOS setup
EA	TBD - Flash Update
EB	Calling Legacy Option ROMs
EE	TBD – Calling INT 19. One beep unless silent boot is enabled.
EF	TBD – Unrecoverable Boot failure/S3 resume failure
	Runtime Phase/EFI OS Boot
F4	Entering Sleep state
F5	Exiting Sleep state
F8	EFI boot service ExitBootServices ( ) has been called
F9	EFI runtime service SetVirtualAddressMap ( ) has been called
FA	EFI runtime service ResetSystem ( ) has been called
	PEIMs/Recovery
30	Crisis Recovery has initiated per User request
31	Crisis Recovery has initiated by software (corrupt flash)
34	Loading recovery capsule
35	Handing off control to the recovery capsule
3F	Unable to recover

Table 46. Typical Port 80h POST Sequence

POST Code	Description
21	Initializing a chipset component
22	Reading SPD from memory DIMMs
23	Detecting presence of memory DIMMs
25	Configuring memory
28	Testing memory
34	Loading recovery capsule
E4	Entered DXE phase
12	Starting Application processor initialization
13	SMM initialization
50	Enumerating PCI busses
51	Allocating resourced to PCI bus
92	Detecting the presence of the keyboard
90	Resetting keyboard
94	Clearing keyboard input buffer
95	Keyboard Self Test
EB	Calling Video BIOS
58	Resetting USB bus
5A	Resetting PATA/SATA bus and all devices
92	Detecting the presence of the keyboard
90	Resetting keyboard
94	Clearing keyboard input buffer
5A	Resetting PATA/SATA bus and all devices
28	Testing memory
90	Resetting keyboard
94	Clearing keyboard input buffer
E7	Waiting for user input
01	INT 19
00	Ready to boot