54CSH

Pentium ISA/PCI System Board

USER'S MANUAL

Revision 1.0

54CSH System Board User's Manual

Quick Reference Section

Warning !!!

Cooling fan and heat sink must be placed on the Pentium CPU at all times. Manufacturers of motherboard and CPU are not responsible for any damages due to the absence of cooling fan and heat sink.

QUICK INTRODUCTION

CPU installation


The 54CSH supports Intel Pentium 90/100MHz microprocessors. Carefully install the Pentium processor into the ZIF socket at location U25. Make sure pin one of the CPU corresponds to pin 1 of the socket.

Power supply

The 54CSH system board has a built-in voltage regulator to convert the typical 5.0 Volt output from the regular PC/AT compatible power supply to 3.3 Volt required for the Pentium processor. You do not need to have a special power supply with 3.3 Volt output for the board.


CPU INSTALLATION INSTRUCTIONS

54CSH uses a Single Lever ZIF (Zero Insertion Force) PGA (Pin Grid Array) socket for your CPU. To install your CPU, follow the steps below:




1. Rotate the actuator arm 90 degrees to its fully up right position.

2. To insert the CPU, make sure the notched corner of the CPU is placed adjacent to the Pin one on the socket. The pins of CPU must be aligned with the holes of the sockets. No force should be required to insert the CPU into the socket.




3. Rotate the actuator to a horizontal position, making sure it locks under the detent.




The CPU is now installed!

To remove the CPU, simply reverse the same procedure as shown and gently lift the CPU out of the socket.

Board Layout Quick Reference





JUMPER SETTING QUICK REFERENCE:

Of C Choch I reque	iej serectio	noumper	
CPU speed	JS7	JS8	JS9
75 Mhz	SHORT	OPEN	OPEN
90 Mhz (Default)	OPEN	SHORT	OPEN
100 Mhz	OPEN	SHORT	SHORT

1) CPU Clock Frequency Selection Jumper

2) Cache Memory Size Selection Jumper

Cache Size	JS13	JS14
256K (Default)	1-2	1-2
512K	1-2	2-3
1024k	2-3	2-3

3) CMOS Discharge Jumper

CMOS Operation mode	JS4
Normal Operation (Default)	OPEN
Clear CMOS	SHORT

4) Flash BIOS Program Mode

Function	JS3
Normal Operation (Default)	1-2
Programming Mode	2-3

5) Monitor Type Selection Jumper

Display Type	JS2
VGA, EGA, or Monochrome (Default)	OPEN
CGA	SHORT

6) Simm Modules Type Selection Jumper

omminiodules Type e	ereeuon vamper	
Simm Types installed	Simm Types installed	JS5
in SIM1, SIM2	in SIM3, SIM4	
256Kx36, 1Mx36,	None	2-3
4Mx36, 16Mx36		(Default)
256Kx36, 1Mx36,	256Kx36, 1Mx36,	1-2
4Mx36, 16Mx36	4Mx36, 16Mx36	
512Kx36, 2Mx36,	None	2-3
8Mx36		
512Kx36, 2Mx36,	256Kx36, 1Mx36,	2-3
8Mx36	4Mx36, 16Mx36	
512Kx36, 2Mx36,	512Kx36, 2Mx36,	2-3
8Mx36	8Mx36	

7) Manufacturer Reserved Jumper

Jumpers	Setting
JS11, JS12	1-2
JS10	2-3

REMARK:	Refer to chapter 2 "System Board Jumpers" Section
	for more detailed information.

For Quick Setup (recommended)

- 1. Go to STANDARD CMOS SETUP to set Date, Time, Hard drive type, and Floppy drives type.
- 2. From main menu, use the TAB key or mouse to go to the DEFAULT SETUP menu. Select **Optimal** icon. Select Yes to load the Optimal values.

For manual setup (For advanced user who has high technically understanding)

3. Select ADVANCED CMOS SETUP, ADVANCED CHIPSET SETUP, and POWER MGMT SETUP menus to set each option individually.

I. STANDARD SETUP:

Date:	Current date
Time:	Current time
Floppy Drive A:	Type of floppy drive installed
Floppy Drive B:	Type of floppy drive installed
Master Hard Disk:	IDE parameters
Slave Hard Disk:	IDE parameters

II. ADVANCED CMOS SETUP

	<u>OF IIMAL</u>	TAIL-SAFL
Primary Display	VGA/EGA	VGA/EGA
Above 1 MB Memory Test	Disabled	Disabled
Parity Error Check	Disabled	Disabled
System BootUp NumLock	On	On
Floppy Drive Seek At Boot	Enabled	Disabled
Floppy Drive Swapping	Disabled	Disabled
System Boot Sequence	C: , A:	A: , C:
Password Checking	Setup	Setup
IDE Block Transfer	Auto	Auto
IDE Primary 32 Bit Transfer	Disabled	Disabled
IDE Primary LBA Mode	Disabled	Disabled
IDE Primary Master PIO Mode	Auto	Auto
IDE Primary Slave PIO Mode	Auto	Auto
Drives on Secondary Controller	Absent	Absent
Boot to PnP Operating System	No	No
Internal Cache Memory	Wr-Back	Wr-Thru
External Cache Memory	Wr-Back	Disabled
F000 Shadow Cacheable	Enabled	Disabled
Video Shadow C000,16K	Enabled	Disabled
Video Shadow C400,16K	Enabled	Disabled
Shadow C800:16K	Disabled	Disabled
Shadow CC00:16K	Disabled	Disabled

OPTIMAL

FAIL-SAFE

Shadow D000:16K
Shadow D400:16K
Shadow D800:16K
Shadow DC00:16K

Disabled	Disabled
Disabled	Disabled
Disabled	Disabled
Disabled	Disabled

III. ADVANCED CHIPSET SETUP

ATBUS Clock Selection	PCICLK/4	PCICLK/4
Base Memory size	640K	640K
Non-Cacheable Block-1	Disabled	Disabled
CPU-to-PCI Post Memory Write	Enabled	Disabled
CPU-to-PCI Burst Memory Write	Enabled	Disabled
PCI Master Burst Cycle Length	512Byte	512Byte
PCI Posted Write Buffer	Enabled	Disabled
Latency Timer (in PCI Clocks)	80	80
VGA Palette Snoop	Disabled	Disabled
PCI IDE Card Selection	Auto	Auto
IRQ9 Available to	PCI/PnP	PCI/PnP
IRQ10 Available to	PCI/PnP	PCI/PnP
IRQ11 Available to	PCI/PnP	PCI/PnP
IRQ14 Available to	PCI/PnP	PCI/PnP
IRQ15 Available to	PCI/PnP	PCI/PnP

IV.POWER MANAGEMENT

Power Management	Enabled	Disabled
System Event Timer	5	N/A
IDE Power Down	Disabled	N/A
VGA Access	Disabled	N/A


MEMORY CONFIGURATION QUICK REFERENCE

The 54CSH's on-board DRAM memory subsystem support 256Kx36, 512Kx36, 1Mx36, 2Mx36, 4Mx36, 8Mx36 and 16Mx36 DRAM Modules. DRAM speed must be 70ns or faster. Note that jumper block at location JS5 must be installed accordingly to the type of DRAM SIMM installed (Double bank or Single bank).

SIM3 & SIM4	TOTAL
None	2 Mbyte
256Kx36	4 Mbyte
None	4 Mbyte
512Kx36	8 Mbyte
1Mx36	12 Mbyte
2Mx36	20 Mbyte
4Mx36	36 Mbyte
None	8 Mbyte
1Mx36	16 Mbyte
4Mx36	40 Mbyte
None	16 Mbyte
2Mx36	32 Mbyte
4Mx36	48 Mbyte
8Mx36	80 Mbyte
none	32 Mbytes
4Mx36	64 Mbyte
None	64 Mbyte
8Mx36	128 Mbyte
None	128 Mbyte
	None 256Kx36 None 512Kx36 1Mx36 2Mx36 4Mx36 None 1Mx36 4Mx36 None 1Mx36 4Mx36 None 1Mx36 4Mx36 None 2Mx36 4Mx36 None 2Mx36 4Mx36 None 2Mx36 8Mx36 None 4Mx36 8Mx36 None 8Mx36

Remark: You can use 70ns or faster memory for 54CSH. Please see chapter 3, Hardware Installation, for more detailed information.

This page is left blank intentionally



Thank you for purchasing the 54CSH system board. This document will aid you to properly configure and install this system board into your computer system. The document is prepared with our best knowledge; however, we make no representation or warranty concerning the contents or use of this manual, and specifically disclaim any expressly implied warranties or merchant ability or fitness of any particular purpose. The information in this document is subject to change without notice.

This document contains information protected by copyright. All rights are reserved. No part of this document may be used or reproduced in any forms or by any means, or stored in a database or retrieval system, without prior written permission.

Tra<mark>demarks</mark>

- . Intel is a registered trademark of Intel Corporation.
- . IBM is a registered trademark of International Business Machines Corporation.
- . Microsoft is a registered trademark of Microsoft Corporation.
- . PCI is a registered trademark of PCI Special Interest Group.
- . All other trademarks used in this manual are the property of their respective owners.

Technical References

- . Pentiumtm Microprocessor Family User's Manual.
- . SIS 85C501 PCIset Cache/Memory Subsystem.
- SIS 85C501 PCIset ISA Bridge
- SIS 85C503 Data/ Buffer
- . The Peripheral Component Interconnect (PCI) Specification

TABLE OF CONTENTS

PREFACE

TRADEMARKS TECHNICAL REFERENCES

TABLE OF CONTENTS

CHAPTER 1: INTRODUCTION

PRODUCT OVERVIEW FEATURES PRODUCT SPECIFICATIONS TECHNICAL OVERVIEW PENTIUM[™] MICROPROCESSOR CACHE MEMORY MAIN SYSTEM MEMORY (DRAM) DRAM CONTROL LOGIC SHADOW DRAM FEATURE PCI/ISA COMPATIBLE EXPANSION BUS

CHAPTER 2: BOARD'S JUMPERS & CONNECTORS

JUMPER DESCRIPTIONS	
CPU JUMPERS	
CACHE MEMORY JUMPERS	
System Board Standard Jumpers	18
CONNECTOR DESCRIPTIONS	21
PC/AT STANDARD CONNECTORS	21
CHAPTER 3: HARDWARE INSTALLATION	25
BUILDING A HIGH PERFORMANCE SYSTEM	25

CPU INSTALLATION	26
COOLING FAN INSTALLATION	26
INSTALLING DRAM SIMMS	27
DRAM SIMMS CONFIGURATION	28
PERIPHERAL ADD-ON CARD INSTALLATION	29
CHAPTER 4: SYSTEM SETUP	30
SYSTEM CMOS	30
ENTERING CMOS SETUP	30
Setup Window	31
ADVANCED SETUP	34
ADVANCED CHIPSET SETUP	39
POWER MANAGEMENT SETUP	40
COOLING FAN INSTALLATION INSTALLING DRAM SIMMS DRAM SIMMS CONFIGURATION PERIPHERAL ADD-ON CARD INSTALLATION CHAPTER 4: SYSTEM SETUP SYSTEM CMOS ENTERING CMOS SETUP SETUP WINDOW ADVANCED SETUP ADVANCED CHIPSET SETUP	42
PROGRAMMING FLASH BIOS	42
APPENDIX A: AMI BIOS HARD DISK TYPE	43
APPENDIX B: ISA I/O ADDRESS MAP	45
APPENDIX C: MEMORY MAPPING	47
APPENDIX D: INTERRUPT LEVEL ASSIGNMENTS	48
PRODUCT INFORMATION RECORD	49

CHAPTER 1: INTRODUCTION

PRODUCT OVERVIEW

The 54CSH system board is a powerful combination of performance, quality, and innovative system board design to address the needs of today's high performance systems. Supporting Pentium 90/100MHz 64-bit Microprocessor with built-in 16KB of very high speed Cache Memory as Central Processing Unit (CPU), optional 256K/512K/1024KB external Level 2 fast write-back Cache Memory, and coupled with a BURST 64-bit bus DRAM Memory, the board brings an exceptional processing power that could only be achieved by Mini-computers just a few years ago, to Personal Computers (PC). Incorporating the new emerging industry standard 32-bit Peripheral Component Interconnect (PCI) Local Bus together with the standard 16-bit Industry Standard Architecture (ISA) bus, the board dramatically boosts system I/O throughput for even the most demanding applications in today's market.

Features

CPU Support

• 320-pin ZIF socket for P54C & P54CT(Intel Pentium 75/90/100MHz) with built-in 16KB of fast Cache Memory.

Cache Memory

• Supports 256K, 512K and 1024K High speed External Write-back 3.3V low power consumption Cache RAM.

System Memory DRAM

- 4 Banks of Memory that support 256Kx36, 512Kx36, 1Mx36, 2Mx36, 4Mx36, 8Mx36, 16Mx36, 72-pin SIMMs, 70ns or faster; 64-bits Interleaved. (Minimum 2 pieces of DRAM modules must be installed.)
- Up to 128MBytes on-board memory.

System BIOS

• 1024KB of AMI BIOS with Built-in Window standard CMOS, Advanced CMOS, Advanced Chipset, Configuration Utilities, Password, Power Management Setup Menus.

System Chipset

• SiS85C501, Pentium-to-PCI/ISA Chipset. Provides perfect PCI/ISA compatibility.

PCI/ISA Bus

- Four 32-bit PCI bus slots.
- Four ISA slots.

Real Time Clock:

• Real Time Clock with built-in Battery to provide very accurate timer clock.

Board Form Factor

• Standard AT form factor and mounting holes.

Product Specifications

Electrical	
Power (System board only): 26	5 Watts @ 5VDC
Environmental	
Operating temperature (ambient):	O ^o C to 55 ^o C
Non-Operating temperature: -4	² °C to 70°C
Relative Humidity:	90% RH @ 36ºC
Airflow Requirement:	100LFM with on-board fan.
Dimensions	
Width:	8.7 inches (221.0 mm)
Length:	11.0 inches (279.40 mm)

Pentiumtm Microprocessor

The 54CSH supports P54C and P54CT(75/90/100MHz). The microprocessor incorporates the following features:

- 16KB Internal Cache Memory in a 2-way 32-Byte Line Size. The Cache Memory is separated into two 8KB each for Data and Code for performance improvement.
- 32-bit Address and 64-bit Data interfaces
- 4 Gigabytes (Giga = 1,073,741,824) of physical address space
- 64 Terabytes (Tera = 2 to the power of 40) of virtual address space
- Binary Compatible with Large Software Base such as DOS, OS/2, UNIX, Windows, Netware, etc.,
- Advanced Design Features such as Branch Prediction, Virtual Mode Extensions
- Built-in 80387 Compatible high performance Floating-point Instruction Execution Unit.

Cache Memory

The increase in speeds of DRAM over the last few years has not kept pace with the increase in microprocessor speeds. This requires very fast and unavailable DRAMs or many wait states have to be inserted to the CPU memory cycles. System performance decreases as the number of wait states increases.

Cache memory is small (so as not to greatly affect system cost) but can be accessed very fast. The code and data frequently accessed by the CPU normally is stored here. The Pentium Microprocessor has a built-in 16KB that is separated into two

8KB of Code and Data Cache. When the Pentium processor accesses memory, it checks if data is in the cache memory and, if the data is there, it will get from there instead of going to much slower main system memory. This is a cache hit situation. It is possible that 95 to 99 memory accesses out of 100 memory accesses are cache hits depending on the application software.

An optional 256KB, 512KB or 1024KB external write-back OR write-through cache memory is provided on the 54CSH system board to achieve an even higher performance. This external cache requires eight pieces of 32Kx8, 64Kx8, 128Kx8 fast static RAM chips. With external cache memory, the memory hit rate of the system will be further improved so that the overall performance is higher. Please see Appendix C section for system memory mapping with cached and non-cached locations.

Main System Memory (DRAM)

The main memory subsystem of the 54CSH consists of 640K of DRAM memory below 1 Megabyte address space, 256K of I/O ROM BIOS, 128KB of system BIOS ROM, and up to 127MB (128MB - 1MB of Base and reserve mem) of extended system memory.

System ROM

The BIOS ROM is provided in a single 8-bit EPROM, which can hold up to 128KB of code and data. It is accessible at the top of the system's 4 GB memory address space and at the top of the first Megabyte of memory. The BIOS ROM support all PCI/ISA compatible features. In addition, Shadow RAM feature is provided to allow the BIOS code and VIDEO BIOS to be executed from 32-bit system DRAM resident at the same physical address..

The processor is reset when power is turned on or when the RESET switch is used. After RESET, the Pentium CPU is initialized to a known internal state and begins fetching instructions, out of the BIOS ROM, from the reset address FFFFFF0. This address leads to the entry point of the power-on system initialization procedure stored in BIOS ROM. The

BIOS system initialization procedure consists of the following functions:

- Power-on self-tests such as BIOS Check Sum Test, system DRAM Test, Battery- Backed CMOS RAM Test.
- Initializing all the standard compatible I/O components such as Interrupt Controllers, DMA Controllers (Intel 8237A register compatible), Keyboard Controller (Intel 8742 register compatible), Video Controller (CGA, EGA, VGA, etc..), System Timers (Intel 8254 register compatible).
- Initializing all the PCI/ISA add-on cards based on the information stored in the CMOS.
- Built-in SETUP program, if allowed, is used for system configuration such as:
 - . Day/Time setting
 - . Selection for floppy disk and hard disk types
 - . Shadow RAM, Cache Memory Enable, Disable options.
 - . Auto Detect IDE Hard Drives
 - . Virus Protection and Password for Security

Besides initializing the system, the BIOS ROM also provides BIOS interrupt calls for such functions as video access, floppy disk access, printer access, etc..

DRAM control Logic

The DRAM control logic on the 54CSH system board is designed and optimized for the Pentium CPU. Unlike most other systems with a separate cache controller, the DRAM control logic is tightly coupled with the on-chip cache controller. When CPU address becomes available for a new memory cycle, both controllers operate in parallel. If the cycle is a read hit or a write hit, the cache controller will take control of the cycle while the DRAM controller stays in idle. If the cycle is a read miss, the DRAM controller will cooperate with the cache controller to generate appropriate cycles to write the data from the cache memory back to the system memory, if the cache data line is dirty, then read data from the system memory to the CPU and to update the cache memory. If the cycle is a write miss, the DRAM controller simply takes control to write the data to the system memory while the cache controller stays in idle. The DRAM controller and the system memory support the Pentium 128Byte-burst memory read cycles and fast-page mode cache write back cycles for the highest performance.

The Pentium on-board DRAM is configured in a 72-bit-wide arrangement consisting of 64 bits of data and 8 bits of parity. Each parity bit is directly associated with one of the 8 bytes in the 72-bit double long word. The 54CSH system board supports 4 banks of by-36 SIMM DRAM memory on the system board. At least two SIMMs are required to have a system running at full 64-bit data path.

Shadow DRAM Feature

The 54CSH supports the Shadow DRAM feature which allows the BIOS ROM, VIDEO ROM, and I/O ROM codes to be executed from the system DRAM resident at the same physical address space. Shadow DRAM feature significantly improves the system performance in BIOS-call intensive applications because executing code out of 64-bit DRAM is very much faster than from 8-bit of the EPROMs.

PCI/ISA Compatible Expansion Bus

The 54CSH system board has 4 32-bit PCI Expansion Bus connectors and 4 16-bit ISA Expansion Bus connectors for interfacing with all PCI and ISA compatible I/O, memory, and bus mastering adapters.

Introduction to PCI Local Bus

PCI is an electrical specification and logic requirement for a local bus standard, i.e. a multiplexed extension of the CPU bus.

PCI defines a standard I/O component level interface that permits all PCI Local Bus products to be totally interchangeable and directly connected without using any glue logic.

What PCI Accomplishes

PCI is a way to physically interconnect highly integrated peripheral components and processor/memory systems.

PCI Features

- Up to 4 PCI loads can be used in the same system on the PCI expansion slots, not including the PCI Controller and an expansion bus controller for ISA, or MCA. PCI de-couples the CPU from the expansion bus and works at 33 MHz but can use either a 32-bit or 64-bit data connection path to the CPU is processor-independent.
- Has a multiplexed address, command, and data bus and supports burst mode operation on reads and writes.
- Runs synchronous with the CPU at speeds up to 33 Mhz, has a maximum data transfer rate of 120 MBs (with a peak rate of 132 MBs on a 32-bit data path).
- Has a maximum data transfer rate of 240 MBs (with a peak rate of 264 MBs on a 64-bit data path).
- Has an optional 64-bit data path that is transparently interoperable with the 32-bit data path.
- Has low latency random accesses (about 60ns write access latency) to slave registers from a PCI bus master on the PCI bus.
- Is capable of full concurrence with the processor and PCI bus masters.
- Has full multi-master capability, allowing any PCI Master peer-to-peer access to any PCI slave.
- Has hidden and overlapped central arbitration.
- Has a low pin count (master 47; slave 45),

- Has address and data parity, and uses three physical address spaces: 32-bit memory, 32-bit I/0, and a 256 byte-per-agent configuration space.
- The PCI Controller buffers reads and writes between the memory/CPU and PCI peripheral devices.
- The CPU in a PCI system runs concurrently with PCI bus mastering peripherals. Although bus mastering peripheral devices are arbitrated, significant data transfer rate improvements can be achieved without splitting resource utilization between the CPU and a bus mastering device. Peripheral devices can operate at up to 33 MHz in a PCI environment.
- PCI devices can be bus masters, slaves, or a combination of bus master and slave.
- The PCI specification also provides for burst mode of any length for both reads and writes.
- PCI is a multiplexed bus. Multiplexing allows more than one signal to be sent on the same electrical path. The control mechanisms have been modified and extended to optimize I/0 support.
- PCI components must be one of three classes: Bus master, Slave, or Master/slave combination.

ISA BUS

The Industry Standard Architecture(ISA) is 16-bit data transfer, addressing capabilities to the AT Bus Architecture.

ISA Features

- 16-bit addressing and data transfers
- Data transfer rates up to 8MB/s.

Setup information writes to system board battery backed CMOS RAM and to special I/O ports.

ISA Compatible Peripherals

The 54CSH system board provides the following standard peripherals:

- Enhanced DMA functions with seven independently programmable channels.
- Two 82C59A compatible Interrupt Controllers.
- Four 82C54 compatible programmable interval timers.
- One keyboard controller.
- Real time Clock controller with 64Bytes of CMOS SRAM

CHAPTER 2: BOARD'S JUMPERS & CONNECTORS




When working with the 54CSH, it is extremely important that you avoid Electrical Static Discharge (ESD). Always ground yourself by wearing a grounded wristband or ankle strap.


Figure 1 on the next page shows the component layout of the 54CSH system board with locations of the system board jumpers and connectors. Note that most jumpers and connectors on the system board are labeled with proper names with pin 1 marked as '1'. To avoid damaging the board and to have proper operation, caution should be taken when connecting these jumpers and connectors.


JUMPER DESCRIPTIONS

Jumpers are used to select between various operating modes. A jumper switch consists of two, three, or four gold pins projecting from the system board. Placing the plastic jumper cap over two pins connects those pins and makes a particular selection. Using the jumper cap to cover two pins in this way is referred to as shorting those pins. If the cap is not placed on any pins at all or placed on only one pin, this is referred to as leaving the pins open.

Note: When you open a jumper, leave the plastic jumper cap attached to one of the pins so you don't lose it.







CPU Clock Frequency Jumpers

The 54CSH supports Pentium 75 / 90 / 100MHz CPU. The jumpers should be set to the correspond CPU speeds.

CPU speed	JS7	JS8	JS9
75 MHz	SHORT	OPEN	OPEN
90 MHz (Default)	OPEN	SHORT	OPEN
100 MHz	OPEN	SHORT	SHORT

Cache Memory Jumpers

Cache Memory Size Jumpers

Three cache memory sizes are supported. The jumper is set according to the size of Cache Memory installed. All the SRAM ICs have speeds of 15ns or faster.

Cache Size	JS13	JS14
256K (Default)	1-2	1-2
512K	1-2	2-3
1024K	2-3	2-3

Cache	Cache Memory(3.3V)	Tag SRAM	Alt RAM
Size	SR1,SR2,SR3,SR4 (5V)		(5V)
	SR5,SR6,SR7,SR8 U24 U23		U23
256K	32Kx8 (Default)	8Kx8	32Kx8
512K	64Kx8	16Kx8	32Kx8
1024K	128Kx8	32Kx8	32Kx8

CMOS Discharge Jumper

The jumper JS4 is used to clear all information, including password, currently stored in the CMOS RAM. (BQ4287 on 54CSH board.). It is typically used when you forget the password that you selected previously and you cannot get into the CMOS setup menu.

Function	JS4
Normal Operation (Default)	OPEN
Clear CMOS Data	SHORT

Monitor Type Select Jumper

This is PC/AT compatible jumper to inform the system BIOS that the graphic card installed is Monochrome type or Color type (EGA, VGA, CGA, etc.,.). Thus, the jumper should be set according to the type of graphic card installed in the system.

Display Type	JS2
VGA, EGA, or Monochrome (Default)	OPEN
CGA	SHORT

SIMM Module Selection Jumper

The jumper JS5 is used to configure the SIMM Module types installed in the SIMM Sockets. The jumper setting must be set correctly as follow:

Simm Types installed in SIM1, SIM2	Simm Types installed in SIM3, SIM4	JS5
256Kx36, 1Mx36,	None	2-3
4Mx36, 16Mx36		(Default)
256Kx36, 1Mx36,	256Kx36, 1Mx36,	1-2
4Mx36, 16Mx36	4Mx36, 16Mx36	
512Kx36, 2Mx36,	None	2-3
8Mx36		
512Kx36, 2Mx36,	256Kx36, 1Mx36,	2-3
8Mx36	4Mx36, 16Mx36	
512Kx36, 2Mx36,	512Kx36, 2Mx36,	2-3
8Mx36	8Mx36	

Flash BIOS Programming Mode Select Jumper

This jumper is used to select the appropriate voltage supplied to the FLASH EPROM in Normal operation mode or Programming mode. Please refer to Programming the Flash BIOS instruction section for more detailed information.

FLASH BIOS Function	JS3
Normal Operating Mode (Default)	1-2
Programming Mode	2-3

Manufacturer Reserved Jumpers

The jumper settings shown below are factory installed. Manufacturer has reserved these jumpers. No modification is allowed.

Jumpers	Setting
JS11, JS12	1-2
JS10	2-3

CONNECTOR DESCRIPTIONS

Following is the list of 54CSH system board connectors required to be installed for proper system operation. For detailed descriptions of these components, please refer to the next section. To avoid damaging the board and to have proper operation, caution should be taken when connecting these components.


- Power supply connectors (PS1 and PS2)
- Keyboard connector (JS1)
- Reset connector (JC4)
- Power LED and keyboard lock connector (JC2)
- Speaker connector (JC3)
- Turbo Switch connector (JC6)
- Turbo LED connector (JC7)

PC/AT Standard Connectors

Power Supply Connectors (PS1 and PS2)

The two Power Supply connectors (PS1 and PS2) are 6-pin AT standard power connectors. Most power supplies have two six-wire connectors, two of the wires on each connector are black. Align the two six-wire connectors so that the two black wires on each connector are in the middle as shown below.

Pin	Connector PS2	Connector PS1
1	Power Good	Ground
2	+5 VDC	Ground
3	+12 VDC	-5 VDC
4	-12 VDC	+5 VDC
5	Ground	+5 VDC
6	Ground	+5 VDC



Keyboard Connector

The keyboard connector (JS1) is a 5-pin, circular-type DIN socket. It is used to connect the system board keyboard interface to any standard AT-compatible keyboard. (84 or 101 - key type keyboards). The pin assignments are listed below:

Pin	Description
1	Keyboard Clock Signal
2	Keyboard Data Signal
3	Not Used
4	Ground
5	+5V Fused VDC

Reset Connector

The system RESET connector (JC4) is a 2-pin BERG strip. It is used to connect the push button reset switch located on the front panel to the system board. System reset can be done by shorting pin 1 to pin 2 with the same effect as turning the power off and then on again.

Pin	Description
1	Reset Input
2	Ground

Power LED and Keyboard Lock Connector


The Power LED and Keyboard Lock connector (JC2) is 5-pin keyed BERG strip. It is used to connect +5 VDC power to the power indicator LED at the front panel and connect security keyboard lock to the keyboard controller. This allows you to switch off the keyboard and so provide limited security against casual intruders. The pin assignments are indicated below:

Pin	Description
1	LED Power
2	Key (No Connection)
3	Ground
4	Keyboard Lock
5	Ground

Speaker Connector

The Speaker connector (JC3) is a 4-pin keyed BERG strip. It is used to connect an external 2-inch, 8-ohm speaker to the system board to provide sound capability. The pin assignments are defined below:

Pin	Description	
1	Speaker Data Out	
2	Key (No Connection)	
3	Ground	
4	+5 VDC	



Turbo Switch Connector

The Turbo switch (JC6) is a 2-pin BERG strip. It is used to connect the front panel 2-position push switch to the system board speed switching circuitry. The Turbo mode is set as default on the 54CSH.

Turbo LED Connector

The Turbo LED connector (JC7), marked as 'TB/LED', is a 2-pin BERG strip. It is used to connect a CPU operating frequency indicator LED from the front panel to the system board. The pin assignments are indicated below:

Pin	Description
1	LED Anode
2	LED Cathode

CHAPTER 3: HARDWARE INSTALLATION


BUILDING A HIGH PERFORMANCE SYSTEM

The dimensions of the 54CSH system board are designed to fit perfectly in a PC/AT standard case. To build a complete high performance system based on the 54CSH system board, the following equipments are needed:

- 1. A chassis (Case) with dimensions similar to PC/AT standard chassis. The chassis should have a front Panel with connectors for Reset, Power, Keylock, Turbo switch, Turbo LED, Speaker, and Hard drive LED. AC Power cable is included with the chassis. The standard AT 200W power supply should be capable of providing a continuous power within a +4.75 VDC to +5.25 VDC range. A power line filter may be needed for areas with noisy transmission
- 2. One or two floppy drives (360K/1.2M/1.44M/2.88M) with a floppy controller card with I/O Port on the ISA bus slot.
- 3. A SCSI Hard disk drive or IDE hard disk drive with a hard drive controller. The controller should be PCI interface type to get the best I/O throughput.
- 4. A Video card (Monochrome, CGA, EGA, VGA). If the Video card is VGA, then it could be PCI interface type for the best display performance.
- 5. A video display monitor.
- 6. An AT-compatible keyboard (84 0r 101 Keyboard).
- 7. The following additional peripherals will be useful to enhance the system:
 - A bus or serial mouse.
 - A tape back up drive.
 - A CD-ROM drive.
- 8. Cables
 - A set of flat cables for floppy drive & hard disk drive.
- 9. Tools
 - Set of Screw drivers, Cutter, Pliers

CPU INSTALLATION

Care should be taken when installing the CPU into the Zero Insertion Force (ZIF) socket on the system board. Lift the handle of ZIF socket up. Place the Pentium processor into the ZIF socket. No force should be required to insert the CPU. On Pentium processors pin 1 is with the square base and it goes to particular hole on the socket. Match the hole and pin one first and then easily insert the processor into the socket. Press the handle gently down.



!! Important !!


Cooling fan installation

Mount the cooling kit with fan on top of the CPU. Connect power to fan from power supply. Make sure the cooling kit's bottom surface makes proper contact with top surface of CPU.

!! Warning !!


Manufacturer of the board or CPU is not responsible for damage to CPU because of improper handling during installation or cooling kit with fan is not used.

INSTALLING DRAM SIMMS



- 1. Power must be off while installing SIMMs.
- 2. The SIMM module should face to the right with pin 72 next to the power supply connectors.
- 3. Insert the SIMM at a 45 degree angle, tilted towards ISA slots.
- 4. Gently push the SIMM to an upright position until it "snaps" into place.

Repeat above steps until the entire bank is filled.



The on-board DRAM memory sub-system has four module mounting sockets which are divided into "banks" of two sockets each. Sockets labeled SIM1 and SIM2 constitute bank 0. Sockets labeled SIM2 and SIM4 constitute bank 1. They support 256Kx36, 512Kx36, 1Mx36, 2Mx36, 4Mx36, 8Mx36, and 16Mx36 DRAM SIMMs. DRAM speed must be 70ns or faster. You can configure the memory of the 54CSH in a variety of ways. Note that jumper block at location JS5 must be installed accordingly to the type of DRAM SIMM installed (Double bank or Single bank). Please refer to Chapter 2 System board Standard Jumper Section for the correct setting.

SIM1 & SIM2	SIM3 & SIM4	TOTAL
256Kx36	None	2 Mbyte
256Kx36	256Kx36	4 Mbyte
512Kx36	None	4 Mbyte
512Kx36	512Kx36	8 Mbyte
512Kx36	1Mx36	12 Mbyte
512Kx36	2Mx36	20 Mbyte
512Kx36	4Mx36	36 Mbyte
1Mx36	None	8 Mbyte
1Mx36	1Mx36	16 Mbyte
1Mx36	4Mx36	40 Mbyte
2Mx36	None	16 Mbyte
2Mx36	2Mx36	32 Mbyte
2Mx36	4Mx36	48 Mbyte
2Mx36	8Mx36	80 Mbyte
4Mx36	none	32 Mbytes
4Mx36	4Mx36	64 Mbyte
8Mx36	None	64 Mbyte
8Mx36	8Mx36	128 Mbyte
16Mx36	None	128 Mbyte

Memory Configuration

The 54CSH supports both PCI slots and ISA slots. You can install the corresponding add-on cards into any of these slots. Make sure these add-on cards' interrupts or DMA channels do not conflict with each other. The best way to remember is to write down the information of all the installed cards into the back of this manual for later reference.

PCI Add-on cards normally can be automatically configured by system BIOS during boot up. However, some PCI addon cards do have jumper settings for INTA or INTB. Write down the information if it is available for later reference.

ISA add-on cards can be installed in provided ISA slots. Since there is no specific software that can automatically configure the ISA add-on cards, special care should be taken when setting Interrupt and DMA channels of ISA cards.

Please refer to the manuals shipped with the add-on cards for more information. Care should be taken when inserting the cards into the slots to make sure the connectors slots are not damaged.

CHAPTER 4: SYSTEM SETUP

SYSTEM CMOS

You need to setup the system CMOS every time:

- You start a new and un-configured system
- You receive a start-up error message indicating the configuration information stored in the non-volatile CMOS RAM has somehow become corrupted.
- You add, remove, or change peripherals from your system.

You add, remove, or change DRAM from your system.

The first time you power up the system, the configuration information stored in the battery-backed CMOS RAM may not be correct. The BIOS detects this condition and prompts the user to go through the SETUP section. This chapter explains how to use the BIOS SETUP program and make the appropriate entries.




Some of the parameters are already factory preset and do not need to be changed. Please read the instructions carefully and only change the settings if necessary.

Entering CMOS Setup

The System BIOS provides a Built-in Setup Utility that can be accessed by pressing < Del > key at the appropriate time during system boot up. Setup configuration data is stored in system CMOS RAM.

The Following windows will appear in the AMIBIOS Setup main screen. Details of setup options in each window is given in the following sections.



Types of Setup	Description
Standard Setup	Sets time date, hard disk type, types of floppy drives, display type, and if Keyboard is installed.
Advanced Setup	Above 1 MB Memory Test, Parity Error check, System Boot Up Numlock, System Boot Up Sequence, Cache Memory, Adapter Shadow Cacheable, and many others.
Chipset Setup	Sets chipset-specific options and features.
Power Mgmt	Controls I/0 Controller-related options.

Standard Setup

Standard Setup is selected from the Setup window in the main screen. Standard setup options described in this section are selected by choosing the appropriate high-level icon from the Standard Setup screen. All displayed icons are described in this section, although the screen display is often all you need to understand how to set the option.

Date and Time Configuration

Select the Standard option. Select the Date and Time icon. The current values for each category are displayed. Enter new values through the keyboard.

Master Hard Disk:

Slave Hard Disk:

Select one of these hard disk drive icons to configure the drive named in the option. A scrollable screen that lists all valid disk drive types is displayed. Select the correct type and press < Enter >. Note that a hard drive will not work properly if you enter the incorrect drive parameter. If the hard disk drive is an IDE type, select *DetectMaster or DetectSalve* from the Utility section of the BIOS Setup main menu to automatically detect the IDE drive parameters and report them to this screen.

You can also manually enter the hard disk drive parameters. The drive parameters are:

Parameter	Description
Туре	The number for a drive with certain
	identification parameters.
Cylinders	The number of cylinders in the disk
	drive.
Heads	The number of heads.
Write	The size of a sector gets progressively
Precompensation	smaller as the track diameter
	diminishes. Yet each sector must still
	hold 512 bytes. Write precompensation
	circuitry on the hard disk compensates
	for the physical difference in sector

Parameter	Description
	size by boosting the write current for sectors on inner tracks. This parameter is the track number where write precompensation begins.
Landing Zone	This number is the cylinder location where the heads will normally park when the system is shut down.
Sectors	The number of sectors per track. MFM drives have 17 sectors per track. RLL drives have 26 sectors per track. ESDI drives have 34 sectors per track. SCSI and IDE drives may have even more sectors per track.
Capacity	The formatted capacity of the drive is (Number Of heads) x (Number of cylinders) x (Number of sectors per track) x (512 bytes per sector)

Floppy Drive A:

Floppy Drive B:

Move the cursor to these fields and press <Enter> then select the floppy type. The settings are 360 KB 5.25", 1.2 MB 5.25", 720 KB 3.5", 1.44 MB 3.5", or 2.88 MB 3.5".

Primary Display Monitor

Select the type of display monitor and Display controller card. The VGA/EGA, CGA 40x25, CGA 80x25, or Monochrome are supported. 'Absent' option could be used if the system does not have display card installed or for display cards that use TSR files instead of BIOS firmware. The Optimal and Fail-Safe setting are VGA/EGA.

Above 1 MB Memory Test

During system boot up, the system BIOS can either perform or not perform a thorough test of the system memory above standard 1MB area. Since a thorough test takes a long time, disabling this option can speed up the power-on initialization process because the BIOS will only scan and quickly test the extended memory of every 32K locations to determine the onboard memory size. The Optimal and Fail-Safe settings are *Disabled*.

Parity Error Check

This option is to support Non-Parity bit SIMMs and Parity bit SIMMs. Enable this option only if you are sure that the SIMMs installed support parity bit. The Optimal and Fail-Safe setting are *Disabled*.

System Boot Up Num Lock

When the computer boots up, the BIOS can either select Numeric values or Cursor control functions for the numeric keypad of IBM compatible keyboards. Most extended compatible keyboards have separate cursor control keys. Therefore, the default setting should be "On" to select Numeric value function for the numeric keypad.

Floppy Drive Seek At boot

This option allows the system BIOS to look for the floppy diskette in the floppy drives during boot up process. This is often set to disabled for systems which do not have floppy drives. The default setting is *Disabled*.

Floppy Drive Swapping

This option allows the system to swap between two floppy drives, drive A to drive B or vice versa, without physically changing the cable setup. When "Enabled is selected, floppy drive A will become B, and floppy drive B will become A. The Optimal and Fail-Safe settings for this option are *Disabled*.

System Boot Up Sequence

System can either boot up from floppy drive or from hard disk drive. Selecting option A:, C: will force the BIOS to look for bootable operating system files from floppy drive A: first before look for files from drive C:. Reverse this sequence by selecting C:, A:. The default setting is C:, A:.

Base Memory Size

The base of system memory DRAM size is 640KB. The address space from 640KB to 1MB is reserved for I/O ROM and I/O RAM. Since this reserved area is normally occupied by Video RAM, Video ROM, and system BIOS ROM, there will be no 128KB of contiguous address space available. However, some add-on cards may need 128KB address space. This option is provided so that of contiguous the area from 512MB to 640KB of the system DRAM can be disabled to create a 128KB hole of address space for this purpose. The default setting is 640KB. The setting 512KB should be selected only when the add-on card above is installed.

External Cache Memory

This option is to control the External Cache Memory (Outside of the microprocessor, also called Secondary Cache or Level 2 Cache). Three options are available: Disabled, Write Back (Wr-Back), and Write Through (Wr-Thru). Write Back will provide the best performance. *Disabled* and Write Through are provided only for debugging purposes. The default setting should be *Wr-Back*.

Internal Cache Memory

This option is to control the internal Cache Memory (16KB inside the Pentium microprocessor). Three options are available: Disabled, Write Back (Wr-Back), and Write Through (Wr-Thru). Write Back will provide the best performance. *Disabled* and Write Through are provided only for debugging purposes. The Optimal setting is *Wr-Back*. The Fail-Safe setting is *Wr-Thru*.

Password Checking

If the "Always" option is chosen at Setup, each time the system is turned on, the prompt request for user password will appear.

If the "Setup" option is chosen at Setup, the Password prompt will not appear when the system is turned on, but will appear if the user attempts to enter the Setup program.

The board is shipped with the Password Checking option disabled. To enable this option, you have to select your password by select the Password icon in the Security window of the main menu screen.

If you want to 'disable the Password Checking option, go to the Security Menu and select the Password icon to change to new password. You will be asked to enter the old password before you can enter the new password. However, do not enter any characters when you are asked to enter new password, simply press the <Enter> key two times. The message to indicate that Password Checking is disabled will appear.

Video Shadow ROM C000:32K

When this option is set to *Enabled*, the video ROM code, that is normally mapped into memory address space from C0000h -C7FFFh is copied (shadowed) from ROM to the system DRAM for faster execution. This will significantly improve the display performance of the system. The settings are *Absent*, *No Shadow*, or *Shadow*. The Optimal and Fail-safe default setting are *Enabled*.

```
Shadow C800,16K
Shadow CC00,16K
Shadow D000,16K
Shadow D400,16K
Shadow D800,16K
```

Shadow DC00,16K

These options are to selectively shadow the ROM code on the add-on cards that are mapped into the corresponding memory address space, into the respective system DRAM address space, for faster execution. However, since some add-on cards may not work properly if their ROM code is shadowed, care should be taken when selecting these options. The default setting is *Disabled*.

F000 Shadow Cacheable

The System BIOS ROM code located at address space F000-FFFF can be cached into CPU Internal Cache Memory or system board External Memory to enhance the performance of the system. However, some software applications may not operate properly when system BIOS ROM is cached. The default setting is *Disabled*.

Primary/Secondary IDE

This option controls the Primary and the Secondary IDE controllers installed in the system. The options are None, Primary, Secondary, or both. The Optimal and Fail-safe settings are *Primary*.

The following options are valid only when the option above is not set to *NONE*.

Primary IDE Block Mode

This option is for the IDE hard drives connected to the Primary IDE controller that can support multiple sector data transfer to provide faster performance. The first IDE drive is called Master, the secondary IDE drive is called Slave. Select *Master* if only the first drive can support this mode, select *Slave* if only the second drive can support this mode, select **Both** if both of them do, and select Disabled if none of them supports this mode.

Primary IDE 32-Bit Transfer

This option is used to support IDE hard drives connected to the Primary IDE controller that can support 32-bit data transfer, two consecutive words per cycle, for better performance. Select *Master* if only the first drive can support this mode, select *Slave* if only the second drive can support this mode, select **Both** if both of them do, and select Disabled if none of them supports this mode.

Primary IDE LBA Mode

Most earlier IDE hard drives' sizes are less than 528MB because of the limitation from PC/AT standard specification. In order to support more IDE hard drive with size larger than 528MB, the Logical Block Address (LBA) mapping mode must be used. This option is to support IDE drives connected to the Primary IDE controller that have size larger than 528MB. Select Master, Slave, Both, or Disabled accordingly to the size of the drives installed.

Primary IDE Master/Slave Mode

Many new IDE controllers and IDE drives can support faster data transfer mode, mode 0, mode 1, mode 2, mode 3, mode 4, respectively. Select the proper mode for the Master drive and Slave drive connected to the first IDE controller card, if you know specifically. Otherwise, set it to Auto. The system BIOS will auto detect and set the mode accordingly. The Optimal and Fail-safe settings are *Auto*.

The second set of set up for the second IDE controller is provided. All options are exactly the same as of the Primary IDE controller card.

Advanced Chipset Setup

The BIOS Setup options described in this section are selected by choosing the option from the Chipset Setup screen. Chipset Setup is selected from the Setup section on the BIOS Setup main menu.

CPU to PCI Busrt Write

This option is provided to optimize the performance of the board. Default setting should be *Enabled*. *Disabled* is only for debugging purpose.

CPU to PCI Posted Write

This option is provided to optimize the performance of the board. Default setting should be *Enabled*. *Disabled* is only for debugging purpose.

PCI Master Burst Length

This option is provided to optimize the performance of PCI devices installed on the board. Default setting should be 512 Byte. Set to other Burst Length only when you technically know very well about the PCI devices installed into the board.

IRQ 9.....15

These options allow users to manually assign the system interrupts to be used either by PCI add-on cards or ISA add-on cards. Once these interrupts are assigned to PCI add-on cards, the system BIOS will automatically rout the interrupt of PCI devices to these interrupts accordingly, priority will be for whichever available. Note that care should be taken because if these interrupt levels are used by ISA add-on cards, they can not be shared by PCI add-on cards. Default setting is for PCI addon cards.

PCI VGA Palette Snooping

This option should be *Enabled* when running with a Multimedia Video Processor Card. Once enabled, the address space of PCI VGA Palette can be snooped. Optimal and Fail-Safe default settings are *Disabled*.

PCI Master Latency Timer (clks)

This option determines maximum latency time that PCI devices can have in response to a PCI bus cycle. This is provided because some PCI devices cannot respond quickly enough for PCI bus cycles and thus, they may not operate correctly. The default setting is 80 PCI CLOCK

Non Cacheable Block

This option allows users to optionally assign a specific address space that is either located on system memory DRAM or I/O memory address space as Cacheable or Non-Cacheable. This is required to avoid memory coherency problems if the add-on card has a shared I/O memory. Three options are provided: Disabled, DRAM, or AT Bus. If DRAM or AT Bus is selected, the user can select the next two options for the size of this address space (Block Size) and its starting address (Block Base). The default setting should be *Disabled*. The 54CSH supports Green or Energy saving features. With the Power saving option enabled, the system BIOS will automatically disable or will stop the operation of the system peripheral devices as well as system CPU when the system is in idle mode for a certain period of time. This will save energy that is consumed by these devices.

The following options are valid only when the option above is *Enabled*.

System Event Timer

This option determines the time delay before the system goes into the power saving mode from the idle states.

IDE Power Down

Once this option is enabled, the IDE hard drive will stop spinning when the system goes into the power saving mode.

VGA Access

During the system is in idle state, video monitor will not go into the power saving mode when it detects video images are updating, for example, video screen saver. *Ignore* option enables the video monitor to ignore such video activities and go direct into power saving mode after the system is in idle state for a certain period of time.

SYSTEM BOARD CONFIGURATION

Programming Flash BIOS

To support FLASH BIOS, component at location U3 must be FLASH EPROM. Follow these steps to reprogram FLASH BIOS:

- 1. Turn the system power OFF.
- 2. Open the system cover and change JS3 jumper block to 2-3 position.(Intel Flash.).
- 3. Turn the system power ON.
- 4. Boot up the system and run AMIFLASH.COM Program from the Utility Diskette to load the new BIOS code into the FLASH EPROM.
- 5. After programming is completed, shut the system off.
- 6. Set the JS3 jumper block to 1-2 position and close the system cover.
- 7. Turn the system power ON.
- 8. Hit DEL key during boot up to go into the CMOS setup.
- 9. Use the TAB key to go to the Default Setup menu. Select Optimal icon and press YES to load the Optimal values.
- 10. Go to the Standard CMOS Setup to set Date, Time, Hard drive type, and Floppy drive type.
- 11. For manual setup, select Advanced CMOS Setup, Advanced Chipset Setup, and Power Management Setup menus to set each option indivdually.
- 12. After completed the setup, press ESC and select YES to save the CMOS setup.
- 13. Reboot the system.

APPENDIX A: AMI BIOS HARD DISK TYPE

Туре	Cylinder	Heads	Write Precomp	Landing Zone	Sectors	Size
1	306	4	128	305	17	10MB
2	615	4	300	615	17	20MB
3	615	6	300	615	17	31MB
4	940	8	512	940	17	62MB
5	940	6	512	940	17	47MB
6	615	4	65535	615	17	20MB
7	462	8	256	511	17	31MB
8	733	5	65535	733	17	30MB
9	900	15	65535	901	17	112MB
10	820	3	65535	820	17	20MB
11	855	5	65535	855	17	35MB
12	855	7	65535	855	17	50MB
13	306	8	128	319	17	20MB
14	733	7	65535	733	17	43MB
16	612	4	0	663	17	20MB
17	977	5	300	977	17	41MB
18	977	7	65535	977	17	57MB
19	1024	7	512	1023	17	60MB
20	733	5	300	732	17	30MB
21	733	7	300	732	17	43MB
22	733	5	300	733	17	30MB
23	306	4	0	336	17	10MB
24	925	7	0	925	17	54MB
25	925	9	65535	925	17	69MB
26	754	7	754	754	17	44MB
27	754	11	65535	754	17	69MB
28	699	7	256	699	17	41MB
29	823	10	65535	823	17	68MB

Туре	Cylinder	Heads	Write Precomp	Landing Zone	Sectors	Size
30	918	7	918	918	17	53MB
31	1024	11	65535	1024	17	94MB
32	1024	15	65535	1024	17	128MB
33	1024	5	1024	1024	17	43MB
34	612	2	128	612	17	10MB
35	1024	9	65535	1024	17	77MB
36	1024	8	512	1024	17	68MB
37	615	8	128	615	17	41MB
38	987	3	987	987	17	25MB
39	987	7	987	987	17	57MB
40	820	6	820	820	17	41MB
41	977	5	977	977	17	41MB
42	981	5	981	981	17	41MB
43	830	7	512	830	17	48MB
44	830	10	65535	830	17	69MB
45	917	15	65535	918	17	114MB
46	1224	15	65535	1223	17	152MB
47	USER'S	TYPE				

APPENDIX B: ISA I/O ADDRESS MAP

I/O ADDRESS	I/O DEVICE	
(HEX)		
000 - 01F	DMA Controller 1, 8237A-5	
020 - 03F	Interrupt Controller 1, 8259A	
040 - 05F	System Timer, 8254-2	
060 - 06F	8742 Keyboard Controller	
070 - 07F	Real-Time Clock/CMOS and NMI Mask	
080 - 09F	DMA Page Register, 74LS612	
0A0 - 0BF	Interrupt Controller 2, 8259A	
0C0 - 0DF	DMA Controller 2, 8237A-5	
0F0 - 0FF	i486 Math Coprocessor	
1F0 - 1F8	Fixed Disk Drive Adapter	
200 - 207	Game I/O	
20C - 20D	Reserved	
21F	Reserved	
278 - 27F	Parallel Printer Port 2	
2B0 - 2DF	Alternate Enhanced Graphic Adapter	
2E1	GPIB Adapter 0	
2E2 - 2E3	Data Acquisition Adapter 0	
2F8 - 2FF	Serial Port 2 (RS-232-C)	
300 - 31F	Prototype Card	
360 - 363	PC Network (Low Address)	
364 - 367	Reserved	
368 - 36B	PC Network (High Address)	
36C - 36F	Reserved	
378 - 37F	Parallel Printer Port 1	
380 - 38F	SDLC, Bisynchronous 2	
390 - 393	Cluster	
3A0 - 3AF	Bisynchronous 1	
3B0 - 3BF	Monochrome Display and Printer Adapter	
3C0 - 3CF	Enhanced Graphics Adapter	

I/O ADDRESS	I/O DEVICE			
(HEX)				
3D0 - 3DF	Color/Graphics Monitor Adapter			
3F0 - 3F7	Diskette Drive Controller			
3F8 - 3FF	Serial Port 1 (RS-232-C)			
6E2 - 6E3	Data Acquisition Adapter 1			
790 - 793	Cluster Adapter 1			
AE2 - AE3	Data Acquisition Adapter 2			
B90 - B93	Cluster Adapter 2			
EE2 - EE3	Data Acquisition Adapter 3			
1390 - 1393	Cluster Adapter 3			
22E1	GPIB Adapter 1			
2390 - 2393	Cluster Adapter 4			
42E1	GPIB Adapter 2			
62E1	GPIB Adapter 3			
82E1	GPIB Adapter 4			
A2E1	GPIB Adapter 5			
C2E1	GPIB Adapter 6			
E2E1	GPIB Adapter 7			

APPENDIX C: MEMORY MAPPING

Address	Function	Comments
(hex)		
00000000-0007FFFF	512K System RAM	Cached
00080000-0009FFFF	128K System RAM	Cached
000A0000- 000BFFFF	128K Video RAM	Not Cached
000C0000- 000C7FFF	32K Video BIOS	Cached
000C8000- 000CFFFF	32K I/O ROM	Not Cached
000D0000- 000DFFFF	64K I/O ROM	Not Cached
000E0000-000EFFFF	64K Extended BIOS	Not Cached
000F0000-000FFFFF	64K On-Board BIOS ROM	Cached
00100000-00BFFFFF	System Memory (RAM)	Cached
00C00000- 00FFFFFF	System Memory (RAM)	Cached
01000000- BFFFFFFF	System Memory (RAM)	Cached
C0000000- C1FFFFFF	System Memory (RAM)	Cached
C2000000- FFFDFFFF	System Memory	Cached
FFFE0000- FFFFFFFF	128K On-Board BIOS ROM	Not cached

APPENDIX D: INTERRUPT LEVEL ASSIGNMENTS

LEVEL	LEVEL	TYPICAL INTERRUPT SOURCE		
on SYSTEM	on IO BUS			
NMI	None	Parity, ISA/EISA Channel Check,		
		Bus Time Out, Fail Safe Timer Timeout		
IRQ0	None	Interval Timer 1, Counter 0 Out		
IRQ1	None	Keyboard Controller		
IRQ2	None	Cascade Interrupts from IRQ8 to IRQ15		
IRQ3	IRQ3	Serial Port 2		
IRQ4	IRQ4	Serial Port 1		
IRQ5	IRQ5	Parallel Port 2		
IRQ6	IRQ6	Diskette Controller		
IRQ7	IRQ7	Parallel Port 1		
IRQ8	None	Real Time Clock		
IRQ9	IRQ2	Expansion Bus Pin		
IRQ10	IRQ10	Expansion Bus Pin		
IRQ11	IRQ11	Expansion Bus Pin		
IRQ12	IRQ12	Expansion Bus Pin		
IRQ13	None	Coprocessor Error, DMA Chaining		
IRQ14	IRQ14	Fixed Disk Drive Controller		
		Expansion Bus Pin		
IRQ15	IRQ15	Expansion Bus Pin		

PRODUCT INFORMATION RECORD

Record all the above information as you received the product and provide to your supplier in writing in the event that you should need technical support assistance. This will help to speed up the response and get your problem solved.

System Board

Date Purchased or Recei	ved:				
Purchased From:					
Product Name:		_PCB Ver:	Rev:		
Serial Number:					
CPU Processor Speed:	ed:Memory Size:				
BIOS Version: S	oftware Drive	er Rel #:			
PCI Add-on Cards:					
Model #	_ Interrupt:		Slot #:		
Model #	_ Interrupt:		Slot #:		
Model #	_ Interrupt:		Slot #:		
ISA Add-on Cards:					
Model #	_Interrupt:	_ DMA:	Slot #:		
Model #	_Interrupt:	_ DMA:	Slot #:		
Model #	_Interrupt:	_ DMA:	Slot #:		
Model #	_Interrupt:	_ DMA:	Slot #:		