BECKHOFF

CB1050

Manual

rev. 1.1



ATX power supply

Contents

0	Docum	nent History	5
1	Introdu	iction	6
	1.1 N	lotes on the Documentation	6
	1.1.1	Liability Conditions	6
	1.1.2	Copyright	6
	1.2 S	afety Instructions	7
	1.2.1	Disclaimer	7
	1.2.2	Description of Safety Symbols	7
	1.3 E	ssential Safety Measures	8
	1.3.1	Operator's Obligation to Exercise Diligence	8
	1.3.2	National Regulations Depending on the Machine Type	8
	1.3.3	Operator Requirements	8
	1.4 F	unctional Range	6
2	Overvi	ew	10
	2.1 F	eatures	10
	2.2 S	pecifications and Documents	12
3	Conne	ctors	13
	3.1 P	ower Supply, System Connectors, CPU	13
	3.1.1	Power Supply	13
	3.1.2	System	15
	3.1.3	CPU-Sockel	16
	3.1.4	CMOS battery	17
	3.2 B	ack Panel Connectors	18
	3.2.1	PS/2 keyboard and mouse	18
	3.2.2	Parallel port, serial ports, VGA	19
	3.2.3	USB and LAN	21
	3.2.4	Audio connectors	23
	3.3	DE, FDD, Memory	
	3.3.1	IDE interface	
	3.3.2	Floppy interface	
	3.3.3	Memory	
	3.4 Ir	nternal Connectors	
	3.4.1	USB 5 and 6	
	3.4.2	Serial ports COM2 to COM4	
	3.4.3	LVDS	
	3.4.4	Aux-In & CD-In	
	3.4.5	S/PDIF	
	3.4.6	PCI interfaces	
	3.4.7	AGP interface (4x)	
	3.4.8	SMB/I2C	
	3.4.9	Fan Connectors	
		umper Settings	
	3.5.1	Clear CMOS	
	3.5.2	BIOS Select.	
4	3.5.3	Jumper: Keyboard Power (KBPWR)	
4	RIOS S	Settings	46

Contents

	4.1	Remarks for Setup Use	46
	4.2	Top Level Menu	46
	4.3	Standard CMOS Features	47
	4.3.1	IDE Primary Master/Slave	49
	4.4	Advanced BIOS Features	50
	4.4.1	CPU Feature	52
	4.5	Advanced Chipset Features	53
	4.6	Integrated Peripherals	55
	4.6.1	OnChip IDE Devices	56
	4.6.2	2 Onboard Devices	57
	4.6.3	SuperIO Devices	58
	4.7	Power Management Setup	60
	4.8	PnP/PCI Configuration	62
	4.8.1	IRQ Resources	63
	4.8.2	2 Memory Resources	64
	4.9	PC Health Status	65
	4.10	Frequency/Voltage Control	67
	4.11	Load Fail-Safe Defaults	68
	4.12	Load Optimized Defaults	68
	4.13	Set Password	68
	4.14	Save & Exit Setup	68
	4.15	Exit Without Saving	68
5	BIOS	S update	69
6	Mec	hanical Drawing	70
	6.1	PCB: Mounting Holes	70
7	Tech	nnical Data	71
	7.1	Electrical Data	71
	7.2	Environmental Conditions	71
	7.3	Thermal Specifications	72
8	Supp	port and Service	73
	8.1	Beckhoff's Branch Offices and Representatives	73
	8.2	Beckhoff Headquarters	73
	8.2.1	Beckhoff Support	73
	8.2.2	P Beckhoff Service	73
I	Anne	ex: Post-Codes	74
Ш	Anne	ex: Resources	77
	A IC) Range	77
	B M	emory Range	77
	C In	terrupt	77
	D P	CI Devices	78
	F SI	MB Devices	78

0 Document History

Version	Changes
0.1	initial pre-release
0.2	updated SMB devices in annex, minor changes
1.0	updated PCI devices in annex, minor changes
1.1	updated contact details, minor changes



Note

All company names, brand names, and product names referred to in this manual are registered or unregistered trademarks of their respective holders and are, as such, protected by national and international law.

1 Introduction

Chapter: Introduction

1.1 Notes on the Documentation

This description is only intended for the use of trained specialists in control and automation engineering who are familiar with the applicable national standards. It is essential that the following notes and explanations are followed when installing and commissioning these components.

1.1.1 Liability Conditions

The responsible staff must ensure that the application or use of the products described satisfy all the requirements for safety, including all the relevant laws, regulations, guidelines and standards. The documentation has been prepared with care. The products described are, however, constantly under development. For that reason the documentation is not in every case checked for consistency with performance data, standards or other characteristics. None of the statements of this manual represents a guarantee (Garantie) in the meaning of § 443 BGB of the German Civil Code or a statement about the contractually expected fitness for a particular purpose in the meaning of § 434 par. 1 sentence 1 BGB. In the event that it contains technical or editorial errors, we retain the right to make alterations at any time and without warning. No claims for the modification of products that have already been supplied may be made on the basis of the data, diagrams and descriptions in this documentation.

1.1.2 Copyright

© This documentation is copyrighted. Any reproduction or third party use of this publication, whether in whole or in part, without the written permission of Beckhoff Automation GmbH, is forbidden.

Safety Instructions Chapter: Introduction

1.2 Safety Instructions

Please consider the following safety instructions and descriptions. Product specific safety instructions are to be found on the following pages or in the areas mounting, wiring, commissioning etc.

1.2.1 Disclaimer

All the components are supplied in particular hardware and software configurations appropriate for the application. Modifications to hardware or software configurations other than those described in the documentation are not permitted, and nullify the liability of Beckhoff Automation GmbH.

1.2.2 Description of Safety Symbols

The following safety symbols are used in this documentation. They are intended to alert the reader to the associated safety instructions.



ACUTE RISK OF INJURY!

If you do not adhere to the safety advise next to this symbol, there is immediate danger to life and health of individuals!



RISK OF INJURY!

If you do not adhere to the safety advise next to this symbol, there is danger to life and health of individuals!



HAZARD TO INDIVIDUALS, ENVIRONMENT, DEVICES, OR DATA!

If you do not adhere to the safety advise next to this symbol, there is obvious hazard to individuals, to environment, to materials, or to data.



NOTE OR POINTER

This symbol indicates information that contributes to better understanding.

Chapter: Introduction

1.3 Essential Safety Measures

1.3.1 Operator's Obligation to Exercise Diligence

The operator must ensure that

- o the product is only used for its intended purpose
- o the product is only operated in sound condition and in working order
- the instruction manual is in good condition and complete, and always available for reference at the location where the products are used
- the product is only used by suitably qualified and authorised personnel
- the personnel is instructed regularly about relevant occupational safety and environmental protection aspects
- the operating personnel is familiar with the operating manual and in particular the safety notes contained herein

1.3.2 National Regulations Depending on the Machine Type

Depending on the type of machine and plant in which the product is used, national regulations governing the controllers of such machines will apply, and must be observed by the operator. These regulations cover, amongst other things, the intervals between inspections of the controller. The operator must initiate such inspections in good time.

1.3.3 Operator Requirements

Read the operating instructions

All users of the product must have read the operating instructions for the system they work with.

System know-how

All users must be familiar with all accessible functions of the product.

Functional Range Chapter: Introduction

1.4 Functional Range



Note


The descriptions contained in the present documentation represent a detailed and extensive product description. As far as the described motherboard was acquired as an integral component of an Industrial PC from Beckhoff Automation GmbH, this product description shall be applied only in limited scope. Only the contractually agreed specifications of the corresponding Industrial PC from Beckhoff Automation GmbH shall be relevant. Due to several models of Industrial PCs, variations in the component placement of the motherboards are possible. Support and service benefits for the built-in motherboard will be rendered by Beckhoff Automation GmbH exclusively as specified in the product description (inclusive operation system) of the particular Industrial PC.

Chapter: Overview Features

2 Overview

2.1 Features

The CB1050 is a computer motherboard for industrial applications. Complying to the ATX form factor, it is equipped with an mPGA479M socket which can accomodate Intel® CPUs of the Celeron® M and Pentium® M types. With its two DIMM184 sockets memory can be added up to 2 GByte (DDR-333 max.). Expansion cards can be added into six PCI slots and one AGP slot. The CB1050 also offers a wide range of internal and external connectors, such as four serial ports, two LAN connectors, six USB channels, two IDE connectors, digital and analogue audio, CRT/LCD connector etc.



- o Processor Intel® Celeron® M and Intel® Pentium® M (socket mPGA479M, FSB400)
- o Chipset Intel® 855GME and Intel® ICH4
- o Two DIMM184 Sockets for up to 2 GByte DDR-333
- Four serial ports COM1 up to COM4
- o 1x Ethernet LAN 10/100 (Base-T)
- o 1x Ethernet LAN 10/100/1000 (Base-T)
- o Two IDE ports
- o PS/2 keyboard and mouse interface
- LPT interface
- o Six USB 2.0 interfaces
- o AWARD BIOS 6.10

Features Chapter: Overview

- **CRT** connection
- TFT connection via LVDS 18/24 bit (single and dual pixel displays)
 AC97 compatible sound controller with SPDIF in and out
 RTC with external CMOS battery

- ATX power supply (including 2x2pin 12V connector)
- o Six PCI slots
- o One AGP slot (4x)
- o ATX form factor (305mm x 220mm)

2.2 Specifications and Documents

In making this manual and for further reading of technical documentation the following documents, specifications and web-pages were used and are recommended.

§ ATX specification Version 2.2 www.formfactors.org

§ PCI specification Version 2.3 resp. 3.0 <u>www.pcisig.com</u>

§ AGP specification Version 3.0 http://members.datafast.net.au/~dft0802/

§ ACPI specification Version 3.0 www.acpi.info

§ ATA/ATAPI specification Version 7 Rev. 1 www.t13.org

§ USB specifications www.usb.org

§ SM-Bus specification Version 2.0 www.smbus.org

§ Intel chip set description Intel 855GM/855GME Chipset Graphics and Memory Controller Hub www.intel.com

§ Intel chip descriptions ICH4 Datasheet www.intel.com

§ Intel chip descriptions Celeron M, Pentium M www.intel.com

§ Winbond chip description W83627HF Datasheet www.winbond-usa.com oder www.winbond.com.tw

§ Intel chip description 82562EZ/GZ Datasheet www.intel.com

§ Intel chip description 82541ER Datasheet www.intel.com


§ ICS chip description ICS950813 Datasheet www.idt.com

3 Connectors

3.1 Power Supply, System Connectors, CPU

3.1.1 Power Supply


The connector for the power supply is a 2x10pin ATX connector ("ATX20", Foxconn HM3510E-P2). It is accompanied by a 2x2pin connector, which must be used to provide the COREIN power supply.



Pinout "ATX20" power connector:

Description	Name	Pin		Name	Description
3.3 volt supply	3.3V	1	11	3.3V	3.3 volt supply
3.3 volt supply	3.3V	2	12	-12V	12 volt supply
ground	GND	3	13	GND	ground
5 volt supply	VCC	4	14	PWRBTN#	powerbutton
ground	GND	5	15	GND	ground
5 volt supply	VCC	6	16	GND	ground
ground	GND	7	17	GND	ground
power on	PWR_ON	8	18	-5V	volt supply -5V
standby supply 5V	SVCC	9	19	VCC	5 volt supply
12 volt supply	12V	10	20	VCC	5 volt supply

Chapter: Connectors




Pinout ATX power connector 2x2:

Description	Name	Р	in	Name	Description
ground	GND	1	3	COREIN	12 volt supply
ground	GND	2	4	COREIN	12 volt supply

3.1.2 System

Typical signals for system control are provided through a 2x13 IDC socket connector with a spacing of 2.54mm. This connector combines signals for power button, reset, keyboard lock, IrDA, and several LEDs.



Pinout IDC socket connector "System 1":

Description	Name	Pin		Name	Description
on/suspend button	PWRBTN#	A1	B1	GND	ground
ground	GND	A2	B2	KBLOCK	keyboard lock
reserved	N/C	А3	B3	PWLED#	power LED
ground	GND	A4	B4	N/C	reserved
5 volt supply	VCC	A5	B5	PWLED	3.3 volt supply
harddisk LED	HDLED#	A6	B6	N/C	reserved
5 volt supply	VCC	A7	B7	VCC	5 volt supply
reserved	N/C	A8	B8	GND	ground
IrDA transmit	IRTX	A9	B9	N/C	reserved
ground	GND	A10	B10	BEEP	speaker
IrDA receive	IRRX	A11	B11	N/C	reserved
IrDA control	CIRRX	A12	B12	GND	ground
5 volt supply	VCC	A13	B13	RESET#	reset

Chapter: Connectors

Chapter: Connectors

3.1.3 CPU-Sockel

The CB1050 board has an mPGA479M CPU socket accomodating the following types of processors manufactured by Intel®: Celeron® M and Pentium® M. The mPGA479M is a ZIF (Zero Insertion Force) socket, which means that you can insert the processor without there being any resistance. There is only one orientation in which the processor will fit into the socket. Once the processor is in place the fastening screw must be tightened to ensure proper electrical contact.


The package type allows a maximum die temperature of 100 degrees Celsius and accords highest possible security even in rough environment.

The processor includes a second level cache of up to 2 MByte, depending on which model is used. Furthermore the processors offer many features known from the desktop range such as MMX2, serial number, loadable microcode etc.




NOTE

Processors must be ordered separately. The board ships without a CPU.



3.1.4 CMOS battery

The board ships with a CR2032 battery holder (Renata VBH2032-1) and 3V battery. Alternatively, an external battery can be connected via a 2pin connector (JST B2B-EH-A, mating connector: EHR-2).



Pin	Name	Description
1	BATT	battery 3.3 volt
2	GND	ground

Chapter: Connectors


Chapter: Connectors Back Panel Connectors

3.2 Back Panel Connectors

The board complies with the ATX form factor and thus honours the "I/O Connector Area" as defined in the ATX specification. A range of standard connectors are available: You can connect PS/2 keyboard and mouse, printer, display, speakers, microphone, LAN etc. If the board is mounted in a normal ATX compliant case these connectors are located on the back side of the case. In the following sections we will discuss each connector, going from left to right (looking onto the rear side of a desktop case) or from top to bottom (tower case).

3.2.1 PS/2 keyboard and mouse

PS/2 mice and keyboards are connected via standard mini-DIN connectors. If you want to use the keyboard or mouse to wake up the board from standby or suspend mode you have to activate this functionality by adjusting the KBPWR jumper settings (see p. 45). With this jumper you can switch from normal power supply (VCC) to standby power supply (SVCC) for keyboard/mouse. Some relevant settings will have to be adjusted in BIOS setup.



Pinout PS/2 mouse:

Description	Name	Р	in	Name	Description
mouse data	MDAT	B1	B2	N/C	reserved
ground	GND	B3	B4	(S)VCC	5 volt supply
mouse clock	MCLK	B5	B6	N/C	reserved

Pinout PS/2 keyboard:

Description	Name	Р	in	Name	Description
keyboard data	KDAT	A1	A2	MDAT	mouse data
ground	GND	A3	A4	(S)VCC	5 volt supply
keyboard clock	KCLK	A5	A6	MCLK	mouse clock

Back Panel Connectors Chapter: Connectors

3.2.2 Parallel port, serial ports, VGA


On the rear panel, there is a combo connector which comprises three DSUB connectors, one for the parallel port LPT, one for the serial port COM1, and one for VGA signals.

The LPT port is provided via a 25pin DSUB connector (female).

The serial interface COM1 is made available via a 9-pin standard DSUB-connector. According to the product order, TTL level signals or RS232 standard signals are provided.

The port address and the interrupt are set via the BIOS setup.

The remaining 15pin DSUB connector (female) is used to attach a VGA display.



Pinout parallel port LPT:

Description	Name		Pin	Name	Description
strobe	STB#	1	14	AFD#	auto feed
data bit 0	PD0	2	15	ERR#	error
data bit 1	PD1	3	16	INIT#	initialize
data bit 2	PD2	4	17	SLIN#	select in
data bit 3	PD3	5	18	GND	ground
data bit 4	PD4	6	19	GND	ground
data bit 5	PD5	7	20	GND	ground
data bit 6	PD6	8	21	GND	ground
data bit 7	PD7	9	22	GND	ground
acknowledge	ACK#	10	23	GND	ground
busy	BUSY	11	24	GND	ground
paper end	PE	12	25	GND	ground
select	SLCT	13			

Pinout serial port (DSUB connector):

Description	Name		Pin	Name	Description
data carrier detect	DCD	1	6	DSR	data set ready
receive data	RXD	2	7	RTS	request to send
transmit data	TXD	3	8	CTS	clear to send
data terminal ready	DTR	4	9	RI	ring indicator
ground	GND	5			

Pinout VGA connector:

Pin	Name	Description
1	RED	red
2	GREEN	green
3	BLUE	blue
4	N/C	reserved
5	GND	ground
6	GND	ground
7	GND	ground
8	GND	ground
9	VCC	5 volt supply
10	GND	ground
11	N/C	reserved
12	DDDA	DDC data
13	HSYNC	horizontal sync
14	VSYNC	vertical sync
15	DDCK	DDC clock

Back Panel Connectors Chapter: Connectors

3.2.3 USB and LAN

To save space USB and LAN connectors are provided in the form of combo connectors. These either comprise two USB connectors or two USB connectors and one LAN connector. This way all board variants provide four external USB channels.


The USB channels support USB 2.0. You may note that the setting of USB keyboard or USB mouse support in the BIOS-setup is only necessary and advisable, if the OS offers no USB-support. BIOS-setup can be changed with an USB keyboard without enabling USB keyboard support. Running Windows with these features enabled may lead to significant performance or functionality limitations.

Every USB interface provides up to 500 mA current and is protected by an electronical fuse.

The board comes in different variants and LAN connectors are one area in which the variants differ. One variant has two LAN connectors, the first (P1501) is 10/100 LAN and the second (P1502) is 10/100/1000 LAN. There are also two board variants with only a single LAN connector (P1501, P1502 is 2xUSB in this case). One of these variants has 10/100 LAN, the other has 10/100/1000 LAN.

The 10/100 LAN connector supports 10BaseT and 100BaseT compatible net components with automatic bandwidth selection. It also offers auto-cross and auto-negate functionality. The controller chip is the Intel 82562. PXE and RPL functions are also supported.

The 10/100/1000 LAN connector supports 10BaseT, 100BaseT and 1000BaseT compatible net components with automatic bandwidth selection. It does not offer auto-cross and auto-negate functionality. The controller chip is the Intel 82541. PXE and RPL functions are not supported.



Pinout USB connector for channel X:

Pin	Name	Description
1	VCC	5 volt for USBX
2	USBX#	minus channel USBX
3	USBX	plus channel USBX
4	GND	ground

Pinout LAN 10/100:

Pin	Name	Description
1	LAN1-0	LAN1 transmit plus
2	LAN1-0#	LAN1 transmit minus
3	LAN1-1	LAN1 receive plus
4	N/C	reserved
5	N/C	reserved
6	LAN1-1#	LAN1 receive minus
7	N/C	reserved
8	N/C	reserved


Pinout LAN 10/100/1000:

Pin	Name	Description
1	LAN2-0	LAN2 channel 0 plus
2	LAN2-0#	LAN2 channel 0 minus
3	LAN2-1	LAN2 channel 1 plus
4	LAN2-1#	LAN2 channel 1 minus
5	LAN2-2	LAN2 channel 2 plus
6	LAN2-2#	LAN2 channel 2 minus
7	LAN2-3	LAN2 channel 3 plus
8	LAN2-3#	LAN2 channel 3 minus

Back Panel Connectors Chapter: Connectors

3.2.4 Audio connectors

Line-in, line-out, and microphone signals are provided in the form of three 3,5mm-TRS-connectors.




Chapter: Connectors IDE, FDD, Memory

3.3 IDE, FDD, Memory

3.3.1 IDE interface

To connect IDE devices you can plug a ribbon cable into each of the two available 40pin connectors.



Pinout IDE interface:

Description	Name	Pin		Name	Description
reset	PRST#	1	2	GND	ground
data bit 7	PDD7	3	4	PDD8	data bit 8
data bit 6	PDD6	5	6	PDD9	data bit 9
data bit 5	PDD5	7	8	PDD10	data bit 10
data bit 4	PDD4	9	10	PDD11	data bit 11
data bit 3	PDD3	11	12	PDD12	data bit 12
data bit 2	PDD2	13	14	PDD13	data bit 13
data bit 1	PDD1	15	16	PDD14	data bit 14
data bit 0	PDD0	17	18	PDD15	data bit 15
ground	GND	19	20	N/C	coded
DMA request signal	PDDREQ	21	22	GND	ground
write signal	PDIOW#	23	24	GND	ground
read signal	PDIOR#	25	26	GND	ground
ready signal	PDRDY	27	28	N/C	reserved
DMA acknowledge signal	PDDACK#	29	30	GND	ground
interrupt signal	PDIRQ	31	32	N/C	reserved
address bit 1	PDA1	33	34	PDMA66EN	enable UDMA66
address bit 0	PDA0	35	36	PDA2	address bit 2
chip select signal 0	PDSC0#	37	38	PDCS1#	chip select signal 1
LED	PHDLED	39	40	GND	ground

IDE, FDD, Memory Chapter: Connectors


3.3.2 Floppy interface

A floppy drive can be attached in one of two alternative ways: One is a standard 2x17-pin connector (FCI 75869-306LF) for ribbon cables, the other is a 26-pin connector (JST 26FMZ-BT) for Flat Flex cables (FFC).



CAUTION

The two connectors can only be used one at a time.




Pinout FFC connector (FDD):

Pin	Name	Description
1	VCC	5 volt supply
2	IDX#	index
3	VCC	5 volt supply
4	DR0#	drive sel 0
5	VCC	5 volt supply
6	DC#	disk change
7	N/C	reserved
8	N/C	reserved
9	N/C	reserved
10	MT0#	motor enable 0
11	N/C	reserved
12	DIR#	direction
13	N/C	reserved
14	STP#	step
15	GND	ground
16	WD#	write data
17	GND	ground
18	WE#	write enable
19	GND	ground
20	TR0#	track 0
21	GND	ground
22	WPRT#	write protect
23	GND	ground
24	RDATA#	read data

Chapter: Connectors IDE, FDD, Memory

Pin	Name	Description
25	GND	ground
26	HDSL#	head select



Pinout FDD 2x17 pin connector:

Description	Name	Pin		Name	Description
ground	GND	1	2	DRVDEN0	drive density sel 0
ground	GND	3	4	N/C	reserved
ground	GND	5	6	DRVDEN1	drive density sel 1
ground	GND	7	8	IDX#	index
ground	GND	9	10	MT0#	motor enable 0
ground	GND	11	12	DR1#	drive sel 1
ground	GND	13	14	DR0#	drive sel 0
ground	GND	15	16	MT1#	motor enable 1
ground	GND	17	18	DIR#	direction
ground	GND	19	20	STP#	step
ground	GND	21	22	WD#	write data
ground	GND	23	24	WE#	write enable
ground	GND	25	26	TR0#	track 0
ground	GND	27	28	WPRT#	write protect
reserved	N/C	29	30	RDATA#	read data
ground	GND	31	32	HDSL#	head select
reserved	N/C	33	34	DC#	disk change

IDE, FDD, Memory Chapter: Connectors

3.3.3 Memory


The CB1050 is equipped with two DIMM184 sockets for DDR-333-RAM. For mechanical reasons it is possible that particular memory modules cannot be employed. Please ask your distributor for recommended memory modules

With currently available memory modules a memory extension up to 2 GByte is possible. All timing parameters for different memory modules are automatically set by BIOS.



NOTE

For higher security demands DIMM184 modules with ECC parity checking are available. The BIOS will use this option automatically, though it can be manually disabled in setup. You may notice a performance decrease with ECC enabled, when using higher video resolutions.



Pinout DIMM184-DDR:

Description	Name	P	in	Name	Description
memory reference current	REF	1	93	GND	ground
data 0	DQ0	2	94	DQ4	data 4
ground	GND	3	95	DQ5	data 5
data 1	DQ1	4	96	2.5V	2.5 volt supply
data strobe 0	DQS0	5	97	DQM0	data mask 0
data 2	DQ2	6	98	DQ6	data 6
2.5 volt supply	2.5V	7	99	DQ7	data 7
data 3	DQ3	8	100	GND	ground
reserved	N/C	9	101	N/C	reserved
reserved	N/C	10	102	N/C	reserved
ground	GND	11	103	N/C	reserved
data 8	DQ8	12	104	2.5V	2.5 volt supply
data 9	DQ9	13	105	DQ12	data 12
data strobe 1	DQS1	14	106	DQ13	data 13
2.5 volt supply	2.5V	15	107	DQM1	data mask 1
clock 1 +	CK1	16	108	2.5V	2.5 volt supply
clock 1 -	CK1#	17	109	DQ14	data 14
ground	GND	18	110	DQ15	data 15
data 10	DQ10	19	111	CKE1	clock enables 1
data 11	DQ11	20	112	2.5V	2.5 volt supply

Description	Name		Pin	Name	Description
clock enables 0	CKE0	21	113	N/C	reserved
2.5 volt supply	2.5V	22	114	DQ20	data 20
data 16	DQ16	23	115	A12	address 12
data 17	DQ17	24	116	GND	ground
data strobe 2	DQS2	25	117	DQ21	data 21
ground	GND	26	118	A11	address 11
address 9	A9	27	119	DQM2	data mask 2
data 18	DQ18	28	120	2.5V	2.5 volt supply
address 7	A7	29	121	DQ22	data 22
2.5 volt supply	2.5V	30	122	A8	address 8
data 19	DQ19	31	123	DQ23	data 23
address 5	A5	32	124	GND	ground
data 24	DQ24	33	125	A6	address 6
ground	GND	34	126	DQ28	data 28
data 25	DQ25	35	127	DQ29	data 29
data strobe 3	DQS3	36	128	2.5V	2.5 volt supply
address 4	A4	37	129	DQM3	data mask 3
2.5 volt supply	2.5V	38	130	A3	address 3
data 26	DQ26	39	131	DQ30	data 30
data 27	DQ27	40	132	GND	ground
address 2	A2	41	133	DQ31	data 31
ground	GND	42	134	CB4	ECC check bit 4
address 1	A1	43	135	CB5	ECC check bit 5
ECC check bit 0	CB0	44	136	2.5V	2.5 volt supply
ECC check bit 1	CB1	45	137	CK0	clock 0 +
2.5 volt supply	2.5V	46	138	CK0#	clock 0 -
data strobe 8	DQS8	47	139	GND	ground
address 0	A0	48	140	DQM8	data mask 8
ECC check bit 2	CB2	49	141	A10	address 10
ground	GND	50	142	CB6	ECC check bit 6
ECC check bit 3	CB3	51	143	2.5V	2.5 volt supply
SDRAM bank 1	BA1	52	144	CB7	ECC check bit 7
data 32	DQ32	53	145	GND	ground
2.5 volt supply	2.5V	54	146	DQ36	data 36
data 33	DQ33	55	147	DQ37	data 37
data strobe 4	DQS4	56	148	2.5V	2.5 volt supply
data 34	DQ34	57	149	DQM4	data mask 4
ground	GND	58	150	DQ38	data 38
SDRAM bank 0	BA0	59	151	DQ39	data 39
data 35	DQ35	60	152	GND	ground
data 40	DQ40	61	153	DQ44	data 44
2.5 volt supply	2.5V	62	154	RAS#	row address strobe
write strobe	WE#	63	155	DQ45	data 45
data 41	DQ41	64	156	2.5V	2.5 volt supply
column address strobe	CAS#	65	157	S0#	select lines 0
ground	GND	66	158	S1#	select lines 1
data strobe 5	DQS5	67	159	DQM5	data mask 5
data 42	DQ42	68	160	GND	ground
data 43	DQ43	69	161	DQ46	data 46
2.5 volt supply	2.5V	70	162	DQ47	data 47
reserved	N/C	71	163	N/C	reserved
data 48	DQ48	72	164	2.5V	2.5 volt supply
data 49	DQ49	73	165	DQ52	data 52
ground	GND	74	166	DQ52	data 53
clock 2 -	CK2#	75	167	N/C	reserved
OTOOK Z	Οιλέπ	10	101	14/0	TOOCT V CU

IDE, FDD, Memory Chapter: Connectors


Description	Name	Р	in	Name	Description
clock 2 +	CK2	76	168	2.5V	2.5 volt supply
2.5 volt supply	2.5V	77	169	DQM6	data mask 6
data strobe 6	DQS6	78	170	DQ54	data 54
data 50	DQ50	79	171	DQ55	data 55
data 51	DQ51	80	172	2.5V	2.5 volt supply
ground	GND	81	173	N/C	reserved
reserved	N/C	82	174	DQ60	data 60
data 56	DQ56	83	175	DQ61	data 61
data 57	DQ57	84	176	GND	ground
2.5 volt supply	2.5V	85	177	DQM7	data mask 7
data strobe 7	DQS7	86	178	DQ62	data 62
data 58	DQ58	87	179	DQ63	data 63
data 59	DQ59	88	180	2.5V	2.5 volt supply
ground	GND	89	181	SA0	IIC slave address 0
reserved	N/C	90	182	SA1	IIC slave address 1
SMBus data	SDA	91	183	SA2	IIC slave address 2
SMBus clock	SCL	92	184	3.3V	3.3 volt supply

Chapter: Connectors Internal Connectors

3.4 Internal Connectors

3.4.1 USB 5 and 6

The USB channels 5 and 6 are provided via a 2x5 pin connector (FCI 75869-301LF). The USB channels support USB 2.0. You may note that the setting of USB keyboard or USB mouse support in the BIOS-setup is only necessary and advisable, if the OS offers no USB-support. BIOS-setup can be changed with an USB keyboard without enabling USB keyboard support. Running Windows with these features enabled may lead to significant performance or functionality limitations. Every USB interface provides up to 500 mA current and is protected by an electronical fuse.




Pinout 2x5 pin connector USB 5/6:

Description	Name	Pin		Name	Description
5 volt for USB5	VCC	1	2	VCC	5 volt for USB6
minus channel USB5	USB5#	3	4	USB6#	minus channel USB6
plus channel USB5	USB5	5	6	USB6	plus channel USB6
ground	GND	7	8	GND	ground
reserved	N/C	9	10	N/C	reserved

Internal Connectors Chapter: Connectors

3.4.2 Serial ports COM2 to COM4

The three serial ports COM2 to COM4 are made available via a 2x5 pin connector each (FCI 75869-301LF). According to the product order, TTL level signals or RS232 standard signals are provided. The port address and the interrupt are set via the BIOS setup.




Pinout COM connector:

Description	Description Name Pin		in	Name	Description
data carrier detect	DCD	1	2	DSR	data set ready
receive data	RXD	3	4	RTS	request to send
transmit data	TXD	5	6	CTS	clear to send
data terminal ready	DTR	7	8	RI	ring indicator
ground	GND	9	10	VCC	5 volt supply

Chapter: Connectors Internal Connectors

3.4.3 LVDS

The board also offers the possibility to use displays with LVDS interface. These can be connected via a 30 pin flat-cable plug (JAE FI-X30S-HF-NPB, mating connector: FI-X30C(2)-NPB). Only shielded and twisted cables may be used. The display type is to be chosen over the BIOS setup. The connector has two additional shield pins S1 and S2 which are omitted in the pinout table below.



Pinout LVDS connector:

Pin	Name	Description
1	TXO00#	LVDS even data 0 -
2	TXO00	LVDS even data 0 +
3	TXO01#	LVDS even data 1 -
4	TXO01	LVDS even data 1 +
5	TXO02#	LVDS even data 2 -
6	TXO02	LVDS even data 2 +
7	GND	ground
8	TXO0C#	LVDS even clock -
9	TXO0C	LVDS even clock +
10	TXO03#	LVDS even data 3 -
11	TXO03	LVDS even data 3 +
12	TXO10#	LVDS odd data 0 -
13	TXO10	LVDS odd data 0 +
14	GND	ground
15	TXO11#	LVDS odd data 1 -
16	TXO11	LVDS odd data 1 +
17	GND	ground
18	TXO12#	LVDS odd data 2 -
19	TXO12	LVDS odd data 2 +
20	TXO1C#	LVDS odd clock -
21	TXO1C	LVDS odd clock +
22	TXO13#	LVDS odd data 3 -
23	TXO13	LVDS odd data 3 +
24	GND	ground
25	3.3V	3.3 volt supply
26	DDC_CLK	EDID clock for LCD
27	DDC_DAT	EDID data for LCD


Internal Connectors Chapter: Connectors

Pin	Name	Description				
28	FP_3.3V	switched 3.3 volt for display				
29	FP_BL	switched 5 volt for backlight				
30	VCC	5 volt supply				

Chapter: Connectors Internal Connectors

3.4.4 Aux-In & CD-In

In addition to the external TRS connectors mentioned above, the CB1050 offers two internal 4 pin connectors (Foxconn HF1104E-P1), providing customers with even more possibilities to connect audio devices (analogue signals).



Pinout Aux-in connector:

Pin	Name	Description					
1	AUX_L	AUX left channel					
2	S_AGND	AUX ground					
3	S_AGND	AUX ground					
4	AUX_R	AUX right channel					


Pinout CD-in connector:

Pin	Name	Description					
1	CD_L	CD left channel					
2	CD_GND	CD ground					
3	CD_GND	CD ground					
4	CD_R	CD right channel					

Internal Connectors Chapter: Connectors

3.4.5 S/PDIF

For digital audio signals an SPDIF interface is available, which can be accessed using an internal 2x3 pin IDC socket connector with a spacing of 2,54mm.




Pinout SPDIF connector:

Description	Name	Р	in	Name	Description
ground	GND	1	2	SPDIFO	SPDIF out
3.3 volt supply	3,3V	3	4	VCC	5 volt supply
ground	GND	5	6	SPDIFI	SPDIF in

Chapter: Connectors Internal Connectors

3.4.6 PCI interfaces

There are six standard PCI slots available on the CB1050.





NOTE

Please note that due to the nature of the PCI bus some signals in the following table are different from one PCI slot to the other. This applies to the test signals (A4, B4), the interrupt signals (A6, A7, B7, B8), the clock signal (B16), the grant signal (A17), the request signal (B18), and the ID-select signal (A26).

Pinout PCI slot:

Description	Name	Pin		Name	Description
test logic reset	TRST#	A1	B1	-12V	-12 volt supply
12 volt supply	12V	A2	B2	TCK	test clock
test mde select	TMS	A3	B3	GND	ground
test data input	TDI	A4	B4	TDO	test data output
5 volt supply	VCC	A5	B5	VCC	5 volt supply
interrupt A	INTA#	A6	B6	VCC	5 volt supply
interrupt C	INTC#	A7	B7	INTB#	interrupt B
5 volt supply	VCC	A8	B8	INTD#	interrupt D
reserved	N/C	A9	B9	GND	ground
5 volt supply	VCC	A10	B10	N/C	reserved
reserved	N/C	A11	B11	GND	ground
ground	GND	A12	B12	GND	ground
ground	GND	A13	B13	GND	ground
3.3 volt supply	3.3VAux	A14	B14	N/C	reserved
PCI reset	PRST#	A15	B15	GND	ground
5 volt supply	VCC	A16	B16	PCLK	clock
grant PCI use	GNT#	A17	B17	GND	ground
ground	GND	A18	B18	REQ#	request
power management event	PME#	A19	B19	VCC	5 volt supply
address/data 30	AD30	A20	B20	AD31	address/data 31
3.3 volt supply	3.3V	A21	B21	AD29	address/data 29
address/data 28	AD28	A22	B22	GND	ground
address/data 26	AD26	A23	B23	AD27	address/data 27
ground	GND	A24	B24	AD25	address/data 25


Internal Connectors Chapter: Connectors

Description	Name	F	Pin	Name	Description
address/data 24	AD24	A25	B25	3.3V	3.3 volt supply
init device select	IDSEL	A26	B26	CBE3#	command, byte enable 3
3.3 volt supply	3.3V	A27	B27	AD23	address/data 23
address/data 22	AD22	A28	B28	GND	ground
address/data 20	AD20	A29	B29	AD21	address/data 21
ground	GND	A30	B30	AD19	address/data 19
address/data 18	AD18	A31	B31	3.3V	3.3 volt supply
address/data 16	AD16	A32	B32	AD17	address/data 17
3.3 volt supply	3.3V	A33	B33	CBE2#	command, byte enable 2
cycle frame	FRAME#	A34	B34	GND	ground
ground	GND	A35	B35	IRDY#	initiator ready
Target Ready	TRDY#	A36	B36	3.3V	3.3 volt supply
ground	GND	A37	B37	DEVSEL#	device select
stop request by target	STOP#	A38	B38	GND	ground
3.3 volt supply	3.3V	A39	B39	PLOCK#	lock bus
SMBus clock PCI	SMBCLK	A40	B40	PERR#	parity error
SMBus data PCI	SMBDAT	A41	B41	3.3V	3.3 volt supply
ground	GND	A42	B42	SERR#	system error
parity	PAR	A43	B43	3.3V	3.3 volt supply
address/data 15	AD15	A44	B44	CBE1#	command, byte enable 1
3.3 volt supply	3.3V	A45	B45	AD14	address/data 14
address/data 13	AD13	A46	B46	GND	ground
address/data 11	AD11	A47	B47	AD12	address/data 12
ground	GND	A48	B48	AD10	address/data 10
address/data 9	AD9	A49	B49	GND	ground
coded	N/C	A50	B50	N/C	coded
coded	N/C	A51	B51	N/C	coded
command, byte enable 0	CBEO#	A52	B52	AD8	address/data 8
3.3 volt supply	3.3V	A53	B53	AD7	address/data 7
address/data 6	AD6	A54	B54	3.3V	3.3 volt supply
address/data 4	AD4	A55	B55	AD5	address/data 5
ground	GND	A56	B56	AD3	address/data 3
address/data 2	AD2	A57	B57	GND	ground
address/data 0	AD0	A58	B58	AD1	address/data 1
5 volt supply	VCC	A59	B59	VCC	5 volt supply
reserved	N/C	A60	B60	VCC	5 volt supply
5 volt supply	VCC	A61	B61	VCC	5 volt supply
5 volt supply	VCC	A62	B62	VCC	5 volt supply

Chapter: Connectors Internal Connectors

3.4.7 AGP interface (4x)

One slot for AGP cards (4x, 1.5V) makes the expansion options on the CB1050 complete. You can use this slot either für AGP graphic adapters or for ADD cards (DVO).





NOTE:

DVO signals are treated below in a table of their own.

Pinout AGP connector:

Description	Name	P	in	Name	Description
12 volt supply	12V	A1	B1	OC#	USB overcurrent
type detect	TYPEDET#	A2	B2	VCC	5 volt supply
reserved	N/C	A3	B3	VCC	5 volt supply
USB channel -	USB-	A4	B4	USB+	USB channel +
ground	GND	A5	B5	GND	ground
interrupt A	INTA#	A6	B6	INTB#	interrupt B
reset	RST#	A7	B7	CLK	clock
grant	GNT#	A8	B8	REQ#	request
3.3 volt supply	3.3V	A9	B9	3.3V	3.3 volt supply
status bus bit 1	ST1	A10	B10	ST0	status bus Bit 0
reserved	N/C	A11	B11	ST2	status bus Bit 2
pipelined	PIPE#	A12	B12	RBF#	read buffer full
ground	GND	A13	B13	GND	ground
write buffer full	WBF#	A14	B14	N/C	reserved
sideband address 1	SBA1	A15	B15	SBA0	sideband address 0
3.3 volt supply	3.3V	A16	B16	3.3V	3.3 volt supply
sideband address 3	SBA3	A17	B17	SBA2	sideband address 2
sideband strobe -	SBSTB#	A18	B18	SBSTB	sideband strobe +
ground	GND	A19	B19	GND	ground
sideband address 5	SBA5	A20	B20	SBA4	sideband address 4
sideband address 7	SBA7	A21	B21	SBA6	sideband address 6
reserved	N/C	A22	B22	N/C	reserved
ground	GND	A23	B23	GND	ground
reserved	N/C	A24	B24	S3.3V	3.3V standby supply
3.3 volt supply	3.3V	A25	B25	3.3V	3.3 volt supply

Internal Connectors Chapter: Connectors

Description	Name		Pin	Name	Description
address/data 30	AD30	A26	B26	AD31	address/data 31
address/data 28	AD28	A27	B27	AD29	address/data 29
3.3 volt supply	3.3V	A28	B28	3.3V	3.3 volt supply
address/data 26	AD26	A29	B29	AD27	address/data 27
address/data 24	AD24	A30	B30	AD25	address/data 25
ground	GND	A31	B31	GND	ground
AD bus strobe 1 -	ADSTB1#	A32	B32	ADSTB1	AD bus strobe 1 +
command/byte enables 3	C/BE3#	A33	B33	AD23	address/data 23
1.5 volt supply	1.5V	A34	B34	1.5V	1.5 volt supply
address/data 22	AD22	A35	B35	AD21	address/data 21
address/data 20	AD20	A36	B36	AD19	address/data 19
ground	GND	A37	B37	GND	ground
address/data 18	AD18	A38	B38	AD17	address/data 17
address/data 16	AD16	A39	B39	C/BE2#	command/byte enables 2
1.5 volt supply	1.5V	A40	B40	1.5V	1.5 volt supply
cycle frame	FRAME#	A41	B41	IRDY#	initiator ready
coded		A42	B42		coded
coded		A43	B43		coded
coded		A44	B44		coded
coded		A45	B45		coded
target ready	TRDY#	A46	B46	DEVSEL#	device select
stop	STOP#	A47	B47	1.5V	1.5 volt supply
power management event	PME#	A48	B48	PERR#	parity error
ground	GND	A49	B49	GND	ground
parity	PAR	A50	B50	SERR#	system error
address/data 15	AD15	A51	B51	C/BE1#	command/byte enables 1
1.5 volt supply	1.5V	A52	B52	1.5V	1.5 volt supply
address/data 13	AD13	A53	B53	AD14	address/data 14
address/data 11	AD11	A54	B54	AD12	address/data 12
ground	GND	A55	B55	GND	ground
address/data 9	AD9	A56	B56	AD10	address/data 10
command/byte enables 0	C/BE0#	A57	B57	AD8	address/data 8
1.5 volt supply	1.5V	A58	B58	1.5V	1.5 volt supply
AD bus strobe 0 -	ADSTB0#	A59	B59	ADSTB0	AD bus strobe 0 +
address/data 6	AD6	A60	B60	AD7	address/data 7
ground	GND	A61	B61	GND	ground
address/data 4	AD4	A62	B62	AD5	address/data 5
address/data 2	AD2	A63	B63	AD3	address/data 3
1.5 volt supply	1.5V	A64	B64	1.5V	1.5 volt supply
address/data 0	AD0	A65	B65	AD1	address/data 1
AGP Vref gc	VREFGC	A66	B66	VREFCG	AGP Vref cg

Chapter: Connectors Internal Connectors


Pinout AGP connector, translation DVO signals (pins not used for this purpose are omitted):

Description	Name	Р	in	Name	Description
DPMS	PIPE#	A12	B12	RBF#	
ADDID1	SBA1	A15	B15	SBA0	ADDID0
ADDID3	SBA3	A17	B17	SBA2	ADDID2
ADDID5	SBA5	A20	B20	SBA4	ADDID4
ADDID7	SBA7	A21	B21	SBA6	ADDID6
DVOBCINT#	AD30	A26	B26	AD31	DVOCFLDSTL
DVOCD11	AD28	A27	B27	AD29	DVOCD10
DVOCD9	AD26	A29	B29	AD27	DVOCD8
DVOCD7	AD24	A30	B30	AD25	DVOCD6
DVOCCLK#	ADSTB1#	A32	B32	ADSTB1	DVOCCLK
DVOCD5	C/BE3#	A33	B33	AD23	DVOCD4
DVOCD3	AD22	A35	B35	AD21	DVOCD2
DVOCD1	AD20	A36	B36	AD19	DVOCD0
DVOCBLANK#	AD18	A38	B38	AD17	DVOCHSYNC
DVOCVSYNC	AD16	A39	B39		
MDVIDATA	FRAME#	A41	B41	IRDY#	MI2CCLK
MDVICLK	TRDY#	A46	B46	DEVSEL#	MI2CDATA
MDDCCLK	STOP#	A47	B47		
DVODETECT	PAR	A50	B50		
MDDCCDATA	AD15	A51	B51	C/BE1#	DVOBLANK#
DVOBCCLKINT	AD13	A53	B53	AD14	DVOBFLDSTL
DVOBD11	AD11	A54	B54	AD12	DBOBD10
DVOBD9	AD9	A56	B56	AD10	DVOBD8
DVOBD7	C/BE0#	A57	B57	AD8	DVOBD6
DVOBCLK#	ADSTB0#	A59	B59	ADSTB0	DVOBCLK
DVOBD5	AD6	A60	B60	AD7	DVOBD4
DVOBD3	AD4	A62	B62	AD5	DVOBD2
DVOBD1	AD2	A63	B63	AD3	DVOBD0
DVOHSYNC	AD0	A65	B65	AD1	DVOVSYNC

Internal Connectors Chapter: Connectors

3.4.8 SMB/I2C

The CB1050 can communicate with external devices via the SMBus protocol or the I2C protocol. The signals for these protocols are available through a 2x5 pin connector (JST B10B-PHDSSLFSN, mating connector: PHDR-10VS). The SMBus signals are processed by the ICH chip (Intel 82801), the I2C signals are processed by the SIO1 unit (Winbond W83627).




Pinout SMBus/I2C connector:

Description	Name	Р	in	Name	Description
3.3 volt supply	3.3V	1	6	GND	ground
SMBus clock	SMBCLK	2	7	SMBDAT	SMBus data
SMBus alarm	SMBALRT#	3	8	SVCC	standby supply 5V
I2C bus clock	I2CLK	4	9	I2DAT	I2C bus data
5 volt supply	VCC	5	10	GND	ground

Chapter: Connectors Internal Connectors

3.4.9 Fan Connectors

Four 3 pin connectors are available for controlling and monitoring external fans (12 volt). For the monitoring the fans must provide a corresponding speed signal.



Pinout fan connector:

Pin	Name	Description
1	GND	ground
2	12V	12 volt supply regulated
3	TACHO	fan monitoring signal

Jumper Settings Chapter: Connectors

3.5 Jumper Settings


3.5.1 Clear CMOS

In case the board doesn't start up anymore and BIOS setup is inaccessible there is a "last resort": You can use the "Clear CMOS" jumper to reset all CMOS settings to factory defaults. In order to do so you need to shut down the computer, change the jumper setting from normal (pins 1 & 2 short) to "Clear CMOS" (pins 2 & 3 short), wait a few seconds, put the jumper back into normal position and reboot.



CAUTION

If you reset the CMOS this does not only bring all settings made in BIOS setup back to default values, it also clears the date and time information stored in CMOS. So don't forget that, after the Clear CMOS procedure, you will have to set the clock again.



Chapter: Connectors Jumper Settings


3.5.2 BIOS Select

The CB1050 has two firmware hubs which makes it possible to store different BIOS versions in each hub. If you then want to change from one BIOS to the other the "BIOS Select" jumper must be used. In the default configuration this jumper is open which means that BIOS 1 is active. To activate BIOS 2 the jumper must be closed. Of course, the board must be switched off before changing this or any other jumper setting.



CAUTION


The second firmware hub can also be used as an option ROM. If this is the case closing the "BIOS Select" jumper will render the board unable to start.



Jumper Settings Chapter: Connectors

3.5.3 Jumper: Keyboard Power (KBPWR)

Power supply for keyboard and mouse can be provided in two different ways, either using normal power supply VCC or standby power supply SVCC. You can switch between the two by using the KBPWR jumper. For VCC you need to short pins 1 and 2, for SVCC please short pins 2 and 3.



4 BIOS Settings

Chapter: BIOS Settings

4.1 Remarks for Setup Use

In a setup page, standard values for its setup entries can be loaded. Fail-safe defaults are loaded with F6 and optimized defaults are loaded with F7. These standard values are independent of the fact that a board has successfully booted with a setup setting before.

This is different if these defaults are called from the Top Menu. Once a setup setting was saved, which subsequently leads to a successful boot process, those values are loaded as default for all setup items afterwards.


See also the chapters "Load Fail-Safe Defaults" (5.10) and "Load Optimized Defaults" (5.11).



NOTE

BIOS features and setup options are subject to change without further notice. The settings displayed in the screenshots on the following pages are meant to be examples only. Neither do they represent the recommended settings nor the default settings. What the appropriate settings are depends entirely on the particular application scenario in which the board is used.

4.2 Top Level Menu



The sign "▶" in front of an item means that there is a sub menu.

The "x" sign in front of an item means, that the item is disabled but can be enabled by changing or selecting some other item (usually somewhere above the disabled item on the same screen). Use the arrow buttons to navigate from one item to another. For selecting an item press Enter which will open either a sub menu or a dialog screen.

4.3 Standard CMOS Features

Phoenix - AwardBIOS CMOS Setup Utility Standard CMOS Features

	andara chop reacares	
Date (mm:dd:yy)	Wed, Oct 24 2007	Item Help
Time (hh:mm:ss)	11 : 13 : 35	room norp
▶ IDE Primary Master	[None]	
▶ IDE Primary Slave	[None]	
▶ IDE Secondary Master	[None]	
► IDE Secondary Slave	[None]	
Drive A	[None]	
Drive B	[None]	
Video	[EGA/VGA]	
Halt On	[All , But Keyboard]	
Base Memory	640K	
Extended Memory	489472K	
Total Memory	490496K	
_		

ü Date (mm:dd:yy)

Options: mm: month

dd: day yy: year

ü Time (hh:mm:ss)

Options: hh: hours

mm: minutes ss: seconds

ü IDE Primary Master

Sub menu: see "IDE Primary Master/Slave" (p. 49)

ü IDE Primary Slave

Sub menu: see "IDE Primary Master/Slave" (p. 49)

ü IDE Secondary Master

Sub menu: see "IDE Primary Master/Slave" (p. 49)

ü IDE Secondary Slave

Sub menu: see "IDE Primary Master/Slave" (p. 49)

ü Drive A

Options: None / 360K, 5.25 in. / 1.2M, 5.25 in. / 720K, 3.5 in. / 1.44M, 3.5 in. / 2.88M, 3.5 in.

ü Drive B

Options: None / 360K, 5.25 in. / 1.2M, 5.25 in. / 720K, 3.5 in. / 1.44M, 3.5 in. / 2.88M, 3.5 in.

ü Video

Options: EGA/VGA / CGA 40 / CGA 80 / Mono

ü Halt On

Options: All Errors / No Errors / All, But Keyboard / All, But Diskette / All, But Disk/Key

ü Base Memory

Options: none

Chapter: BIOS Settings

ü Extended Memory Options: none

ü Total Memory Options: none

4.3.1 IDE Primary Master/Slave

Phoenix - AwardBIOS CMOS Setup Utility
IDE Primary Master

	E PIIIIIaly Ma		
IDE HDD Auto-Detection	[Press	Enter]	Item Help
IDE Primary Master	[Auto]		
Access Mode	[Auto]		
Capacity	0	MB	
Cylinder	0		
Head	0		
Precomp	0		
Landing Zone	0		
Sector	0		

^{†|---:}Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

ü IDE HDD Auto-Detection

Options: none

ü IDE Primary Master

Options: None / Auto / Manual

ü Access Mode

Options: CHS / LBA / Large / Auto

ü Capacity

Options: none

ü Cylinder

Options: none

ü Head

Options: none

ü Precomp

Options: none

ü Landing Zone

Options: none

ü Sector

Options: none

Chapter: BIOS Settings Advanced BIOS Features

4.4 Advanced BIOS Features

Phoenix - AwardBIOS CMOS Setup Utility
Advanced BIOS Features

► CPU Feature	[Press Enter]	Item Help
Virus Warning	[Disabled]	rcem nerp
CPU L1 & L2 Cache	[Enabled]	
Quick Power On Self Test	[Enabled]	
First Boot Device	[HDD-0]	
Second Boot Device	[Disabled]	
Third Boot Device	[Disabled]	
Boot Other Device	[Enabled]	
Swap Floppy Drive	[Disabled]	
Boot Up Floppy Seek	[Disabled]	
Boot Up NumLock Status	[On]	
Gate A20 Option	[Fast]	
Typematic Rate Setting	[Disabled]	
x Typematic Rate (Chars/Sec)	6	
x Typematic Delay (Msec)	250	
Security Option	[Setup]	
APIC Mode	[Disabled]	
x MPS Version Control For OS	1.4	
OS Select For DRAM > 64MB	[Non OS2]	
HDD S.M.A.R.T. Capability	[Enabled]	
Report No FDD For WIN 95	[No]	
Full Screen LOGO Show	[Disabled]	

↑↓---:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

ü CPU Feature

Sub menu: see "CPU Feature" (p. 52)

ü Virus Warning

Options: Enabled / Disabled

ü CPU L1 & L2 Cache

Options: Enabled / Disabled

ü Quick Power On Self Test

Options: Enabled / Disabled

ü First Boot Device

Options: Floppy / LS120 / HDD-0 / SCSI / CDROM / HDD-1 / HDD-2 / HDD-3 / ZIP100 / USB-FDD

/ USB-ZIP / USB-CDROM / USB-HDD / WinCE / Disabled

ü Second Boot Device

Options: Floppy / LS120 / HDD-0 / SCSI / CDROM / HDD-1 / HDD-2 / HDD-3 / ZIP100 / USB-FDD

/ USB-ZIP / USB-CDROM / USB-HDD / WinCE / Disabled

ü Third Boot Device

Options: Floppy / LS120 / HDD-0 / SCSI / CDROM / HDD-1 / HDD-2 / HDD-3 / ZIP100 / USB-FDD

/ USB-ZIP / USB-CDROM / USB-HDD / WinCE / Disabled

ü Boot Other Device

Options: Enabled / Disabled

ü Swap Floppy Drive

Options: Enabled / Disabled

ü Boot Up Floppy Seek

Options: Enabled / Disabled

ü Boot Up NumLock Status

Options: Off / On

ü Gate A20 Option

Options: Normal / Fast

ü Typematic Rate Setting

Options: Enabled / Disabled

ü Typematic Rate (Chars/Sec)

Options: 6 / 8 / 10 / 12 / 15 / 20 / 24 / 30

ü Typematic Delay (Msec)

Options: 250 / 500 / 750 / 1000

ü Security Option

Options: Setup / System

ü APIC Mode

Options: Enabled / Disabled

ü MPS Version Control For OS

Options: 1.1 / 1.4

ü OS Select For DRAM > 64MB

Options: Non-OS2 / OS2

ü HDD S.M.A.R.T. Capability

Options: Enabled / Disabled

ü Report No FDD For WIN 95

Options: No / Yes

ü Full Screen LOGO Show

Options: Enabled / Disabled

Chapter: BIOS Settings Advanced BIOS Features

4.4.1 CPU Feature

Phoenix - AwardBIOS CMOS Setup Utility
CPU Feature

Thermal Management Thermal Monitor 1 Delay Prior to Thermal TM disable CPU Speed and Voltage Default		CI O I CUCUIC	
Delay Prior to Thermal TM disable			Item Help
CPU Speed and Voltage Default		TM disable	reem nerp
	CPU Speed and Voltage	Default	

↑↓→-:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

ü Thermal Management

Options: none

ü Delay Prior to Thermal

Options: none

ü CPU Speed and Voltage

Options: none

4.5 Advanced Chipset Features

Phoenix - AwardBIOS CMOS Setup Utility
Advanced Chipset Features

	CHIPDEE I CACALED	
DRAM Timing Selectable	[By SPD]	Item Help
x CAS Latency Time	2.5	icem neip
x Active to Precharge Delay	7	
x DRAM RAS# to CAS# Delay	3	
x DRAM RAS# Precharge	3	
DRAM Data Integrity Mode	Non-ECC	
MGM Core Frequency	[Auto Max 266MHz]	
System BIOS Cacheable	[Enabled]	
Video BIOS Cacheable	[Enabled]	
Memory Hole At 15M-16M	[Disabled]	
Delayed Transaction	[Enabled]	
AGP Aperture Size (MB)	[64]	
** On-Chip VGA Setting **		
On-Chip VGA	[Enabled]	
On-Chip Frame Buffer Size	[32MB]	
Display Configuration	[Auto]	
Current Configuration	CRT	
Enable 2nd VGA-PCI	[Disabled]	
		- '' 1

†|---:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

ü DRAM Timing Selectable

Options: By SPD / Manual

ü CAS Latency Time

Options: 2.5 / 2

ü Active to Precharge Delay

Options: 5 / 6 / 7

ü DRAM RAS# to CAS# Delay

Options: 2/3

ü DRAM RAS# Precharge

Options: 2/3

ü DRAM Data Integrity Mode

Options: none

ü MGM Core Frequency

Options: Auto Max 266MHz /

400/266/133/200 MHz / 400/200/100/200 MHz / 400/200/100/133 MHz / 400/266/133/267 MHz / 400/333/166/250 MHz / Auto Max 400/333 MHz

ü System BIOS Cacheable

Options: Enabled / Disabled

ü Video BIOS Cacheable

Options: Enabled / Disabled

ü Memory Hole At 15M-16M

Options: Enabled / Disabled

Chapter: BIOS Settings

Chapter: BIOS Settings ü Delayed Transaction

Options: Enabled / Disabled

ü AGP Aperture Size

Options: 4 / 8 / 16 / 32 / 64 / 128 / 256

ü On Chip VGA

Options: Enabled / Disabled

ü On Chip Frame Buffer Size

Options: 1MB / 4MB / 8MB / 16MB / 32MB

ü Display Configuration

Options: Auto / DVI+CRT Mode 1 / DVI+CRT Mode 2 / LVDS 640*480 / LVDS 800*600 / LVDS

1024*768 / LVDS 1280*1024 / LVDS 1600*1200 / CRT

ü Current Configuration

Options: none

ü Enable 2nd VGA PCI

Options: Enabled / Disabled

Integrated Peripherals Chapter: BIOS Settings

4.6 Integrated Peripherals

Phoenix - AwardBIOS CMOS Setup Utility
Integrated Peripherals

► OnChip IDE Device	[Press Enter]	Item Help
▶ Onboard Device	[Press Enter]	rtem neip
► SuperIO Device	[Press Enter]	
_		

↑↓→-:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

ü OnChip IDE Device

Sub menu: see "OnChip IDE Devices" (p. 56)

ü Onboard Device

Sub menu: see "Onboard Devices" (p. 57)

ü SuperIO Device

Sub menu: see "SuperIO Devices" (p. 58)

4.6.1 OnChip IDE Devices

Phoenix - AwardBIOS CMOS Setup Utility
OnChip IDE Device

On-Chip Primary PCI IDE	[Enabled]	_
IDE Primary Master PIO		Item Help
IDE Primary Slave PIO		
IDE Primary Master UDMA	[Auto]	
IDE Primary Slave UDMA	[Auto]	
On-Chip Secondary PCI IDE	[Enabled]	
IDE Secondary Master PIO	[Auto]	
IDE Secondary Slave PIO	[Auto]	
IDE Secondary Master UDMA	[Auto]	
IDE Secondary Slave UDMA	[Auto]	
IDE HDD Block Mode	[Enabled]	
· Morro Enter: Coloct // /DII	/pp	

†|---:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

ü On-Chip Primary PCI IDE

Options: Enabled / Disabled

ü IDE Primary Master PIO

Options: Auto / Mode 0 / Mode 1 / Mode 2 / Mode 3 / Mode 4

ü IDE Primary Slave PIO

Options: Auto / Mode 0 / Mode 1 / Mode 2 / Mode 3 / Mode 4

ü IDE Primary Master UDMA

Options: Disabled / Auto

ü IDE Primary Slave UDMA

Options: Disabled / Auto

ü On-Chip Secondary PCI IDE

Options: Enabled / Disabled

ü IDE Secondary Master PIO

Options: Auto / Mode 0 / Mode 1 / Mode 2 / Mode 3 / Mode 4

ü IDE Secondary Slave PIO

Options: Auto / Mode 0 / Mode 1 / Mode 2 / Mode 3 / Mode 4

ü IDE Secondary Master UDMA

Options: Disabled / Auto

ü IDE Secondary Slave UDMA

Options: Disabled / Auto

ü IDE HDD Block Mode

Options: Enabled / Disabled

Integrated Peripherals Chapter: BIOS Settings

4.6.2 Onboard Devices

Phoenix - AwardBIOS CMOS Setup Utility
Onboard Device

U.	nboard Device	
USB Controller	[Enabled]	Item Help
USB 2.0 Controller	[Enabled]	Trem merb
USB Keyboard Support	[Disabled]	
USB Mouse Support	[Disabled]	
AC97 Audio	[Auto]	
Init Display First	[Onboard/AGP]	
Touch	[Enabled]	
Onboard LAN BootROM	[Disabled]	
	// 3	

↑↓→-:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

ü USB Controller

Options: Enabled / Disabled

ü USB 2.0 Controller

Options: Enabled / Disabled

ü USB Keyboard Support

Options: Enabled / Disabled

ü USB Mouse Support

Options: Enabled / Disabled

ü AC97 Audio

Options: Disabled / Auto

ü Init Display First

Options: Onboard/AGP / PCI Slot

ü Touch

Options: Enabled / Disabled

ü Onboard LAN BootROM

Options: Enabled / Disabled

4.6.3 SuperIO Devices

Phoenix - AwardBIOS CMOS Setup Utility

	SuperIO Device	
Onboard Serial Port 3	[3E8/IRQ11]	Item Help
Onboard Serial Port 4	[2E8/IRQ10]	Icem Heip
POWER ON Function	[Hot KEY]	
x KB Power ON Password	Enter	
Hot Key Power ON	[Ctrl-F1]	
Onboard FDC Controller	[Enabled]	
Onboard Serial Port 1	[3F8/IRQ4]	
Onboard Serial Port 2	[2F8/IRQ3]	
UART Mode Select	[Normal]	
x RxD , TxD Active	Hi,Lo	
x IR Transmission Delay	Enabled	
x UR2 Duplex Mode	Half	
x Use IR Pins	RxD2,TxD2	
Onboard Parallel Port	[378/IRQ7]	
Parallel Port Mode	[Normal]	
x EPP Mode Select	EPP1.9	
x ECP Mode Use DMA	3	

^{↑↓---:}Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

ü Onboard Serial Port 3

Options: Disabled / 3F8/IRQ11 / 2F8/IRQ11 / 3E8/IRQ11 / 2E8/IRQ11

ü Onboard Serial Port 4

Options: Disabled / 3F8/IRQ10 / 2F8/IRQ10 / 3E8/IRQ10 / 2E8/IRQ10

ü POWER ON Function

Options: Password / Hot KEY / Mouse Left / Mouse Right / Any KEY / BUTTON ONLY / Keyboard

98

ü KB Power ON Password

Options: Enter Password

ü Hot Key Power ON

Options: Ctrl-F1 / ... / Ctrl-F12

ü Onboard FDC Controller

Options: Enabled / Disabled

ü Onboard Serial Port 1

Options: Disabled / 3F8/IRQ4 / 2F8/IRQ3 / 3E8/IRQ4 / 2E8/IRQ3 / Auto

ü Onboard Serial Port 2

Options: Disabled / 3F8/IRQ4 / 2F8/IRQ3 / 3E8/IRQ4 / 2E8/IRQ3 / Auto

ü UART Mode Select

Options: IrDA / ASKIR / Normal

ü RxD, TxD Active

Options: Hi,Hi / Hi,Lo / Lo,Hi / Lo,Lo

ü IR Transmission Delay

Options: Enabled / Disabled

ü UR2 Duplex Mode

Options: Full / Half

Integrated Peripherals Chapter: BIOS Settings

ü Use IR Pins

Options: RxD2,TxD2 / IR-Rx2Tx2

ü Onboard Parallel Port

Options: Disabled / 378/IRQ7 / 278/IRQ5 / 3BC/IRQ7

ü Parallel Port Mode

Options: SPP / EPP / ECP / ECP+EPP / Normal

ü EPP Mode Select

Options: EPP1.9 / EPP1.7

ü ECP Mode Use DMA

Options: 1/3

Chapter: BIOS Settings

4.7 Power Management Setup

Phoenix - AwardBIOS CMOS Setup Utility
Power Management Setup

FOWEL	Management Setup	
ACPI Function	[Enabled]	Item Help
ACPI Suspend Type	[S1(POS)]	Item Help
Run VGABIOS if S3 Resume	Yes	
Power Management	[User Define]	
Video Off Method	[DPMS]	
Video Off in Suspend	[Yes]	
Suspend Type	[Stop Grant]	
Modem Use IRQ	[3]	
Suspend Mode	[Disabled]	
HDD Power Down	[Disabled]	
Soft-Off by PWR-BTTN	[Instant-Off]	
PWRON After PWR-Fail	[On]	
Wake-Up by PCI card	[Disabled]	
Power On by Ring	[Disabled]	
x USB KB Wake-Up From S3	Disabled	
Resume by Alarm	[Disabled]	
x Date(of Month) Alarm	0	
x Time(hh:mm:ss)	0:0:0	

^{†|---:}Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

ü ACPI function

Options: Enabled / Disabled

ü ACPI Suspend Type

Options: S1(POS) / S3(STR) / S1&S3

ü Run VGABIOS if S3 Resume

Options: Auto / Yes / No

ü Power Management

Options: User Define / Min Saving / Max Saving

ü Video Off Method

Options: Blank Screen / V/H SYNC+Blank / DPMS

ü Video Off In Suspend

Options: No / Yes

ü Suspend Type

Options: Stop Grant / PwrOn Suspend

ü MODEM Use IRQ

Options: NA / 3 / 4 / 5 / 7 / 9 / 10 / 11

ü Suspend Mode

Options: Disabled / 1 Min / 2 Min / 4 Min / 8 Min / 12Min / 20 Min / 30 Min / 40 Min / 1 Hour

ü HDD Power Down

Options: Disabled / 1 Min ... 15 Min

ü Soft-Off by PWR-BTTN

Options: Instant-Off / Delay 4 Sec

ü PWRON After PWR-Fail

Options: Former Sts / On / Off

ü Wake Up by PCI Card

Options: Enabled / Disabled

ü Power-On by Ring

Options: Enabled / Disabled

ü USB KB Wake Up From S3

Options: Enabled / Disabled

ü Resume by Alarm

Options: Enabled / Disabled

ü Date(of Month) Alarm

Options: 1 / ... / 31

ü Time (hh:mm:ss) Alarm

Options: insert [hh], [mm] and [ss]

ü Primary IDE 0

Options: Enabled / Disabled

ü Primary IDE 1

Options: Enabled / Disabled

ü Secondary IDE 0

Options: Enabled / Disabled

ü Secondary IDE 1

Options: Enabled / Disabled

ü FDD,COM,LPT Port

Options: Enabled / Disabled

ü PCI PIRQ[A-D]#

Options: Enabled / Disabled

Chapter: BIOS Settings

Chapter: BIOS Settings PnP/PCI Configuration

4.8 PnP/PCI Configuration

Phoenix - AwardBIOS CMOS Setup Utility PNP/PCI Configurations

Reset Configuration Data	[Disabled]	Item Help
Resources Controlled By IRQ Resources Memory Resources	[Manual] [Press Enter] [Press Enter]	
PCI/VGA Palette Snoop	[Disabled]	
Move Enter: Colort // /DI	L/DD:Malva E10:Como ECC:E	

†|---:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

ü Reset Configuration Data

Options: Enabled / Disabled

ü Resources Controlled By

Options: Auto(ESCD) / Manual

ü IRQ Resources

Sub menu: see "IRQ Resources" (p. 63)

ü Memory Resources

Sub menu: see "Memory Resources" (p. 64)

ü PCI/VGA Palette Snoop

Options: Enabled / Disabled

PnP/PCI Configuration Chapter: BIOS Settings

4.8.1 IRQ Resources

Phoenix - AwardBIOS CMOS Setup Utility
IRO Resources

			ikų kesour	ces	
IRQ-3	assigned	to	[PCI	Device]	Item Help
IRQ-4	assigned	to	[PCI	Device]	rcem nerb
IRQ-5	assigned	to	[PCI	Device]	
IRQ-7	assigned	to	[PCI	Device]	
IRQ-9	assigned	to	[PCI	Device]	
IRQ-10	assigned	to	[PCI	Device]	
IRQ-11	assigned	to	[PCI	Device]	
IRQ-12	assigned	to	[PCI	Device]	
IRQ-14	assigned	to	[PCI	Device]	
IRQ-15	assigned	to	[PCI	Device]	
		-	//	1 110.0	

†|---:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

ü IRQ-3 assigned to

Options: PCI Device / Reserved

ü IRQ-4 assigned to

Options: PCI Device / Reserved

ü IRQ-5 assigned to

Options: PCI Device / Reserved

ü IRQ-7 assigned to

Options: PCI Device / Reserved

ü IRQ-9 assigned to

Options: PCI Device / Reserved

ü IRQ-10 assigned to

Options: PCI Device / Reserved

ü IRQ-11 assigned to

Options: PCI Device / Reserved

ü IRQ-12 assigned to

Options: PCI Device / Reserved

ü IRQ-14 assigned to

Options: PCI Device / Reserved

ü IRQ-15 assigned to

Options: PCI Device / Reserved

Chapter: BIOS Settings PnP/PCI Configuration

4.8.2 Memory Resources

Phoenix - AwardBIOS CMOS Setup Utility
Memory Resources

	riciioi y	Resources	
Reserved Memo		[N/A]	Item Help
x Reserved Memo	ry Length	8K	Teem neip

†

†

**Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help

F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

ü Reserved Memory Base

Options: N/A / D000 / D800

ü Reserved Memory Length

Options: 8K / 16K / 32K

4.9 PC Health Status

Phoenix - AwardBIOS CMOS Setup Utility
PC Health Status

Temp. Board	27°C	Item Helr
Temp. CPU	33°C	Item neit
Temp. DDR	28°C	
CPU Core	1.53V	
GMCH Core	1.37V	
CPU VTT	1.02V	
Memory 2.5 V	2.49V	
+3.3 V	3.29V	
+5.0 V	4.99V	
+1.5 V	1.48V	
-5 V / -12 V	0.00V -11.73V	
12 V / DDR 1.25 V	12.17V 1.28V	
S3.3 V / S1.5 V	3.31V 1.52V	
VBatt	3.13V	
Fan1 / 2 Speed	2836 RPM 0 RPM	
Fan3 / 4 Speed	0 RPM 0 RPM	
Board Revision	1	

†|---:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

ü Temp. Board

Options: none

ü Temp. CPU

Options: none

ü Temp. DDR

Options: none

ü CPU Core

Options: none

ü GMCH Core

Options: none

ü CPU VTT

Options: none

ü Memory 2.5V

Options: none

ü +3.3 V

Options: none

ü +5.0 V

Options: none

ü +1.5 V

Options: none

ü -5 V / -12 V

Options: none

ü 12 V / DDR 1.25V

Options: none

Chapter: BIOS Settings PC Health Status

ü S3.3 V / S1.5 V

Options: none

ü VBatt

Options: none

ü Fan1 / 2 Speed

Options:

ü Fan3 / 4 Speed Options: none

ü Board Revision

Options: none

4.10 Frequency/Voltage Control

Phoenix - AwardBIOS CMOS Setup Utility Frequency / Voltage Control

	rrequency /			
Auto Detect PCI				Item Help
Spread Spectrum		0.3% Cer	nter	

↑↓→-:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

ü Auto Detect PCI CIk

Options: Enabled / Disabled

ü Spread Spectrum

Options: none

Chapter: BIOS Settings

Chapter: BIOS Settings Load Fail-Safe Defaults

4.11 Load Fail-Safe Defaults

If this option is chosen, the last working setup is loaded from flash. Working means that the setup setting has already led to a successful boot process.

At the first setting of the BIOS setup, safe values are loaded which lets the board boot. This status is reached again, if the board is reprogrammed with the corresponding flash-program and the required parameters.

4.12 Load Optimized Defaults

This option applies like described under "Remarks for Setup Use" (5.1).

At first start of the BIOS, optimized values are loaded from the setup, which are supposed to make the board boot. This status is achieved again, if the board is reprogrammed using the flash program with the required parameters.

4.13 Set Password

Here you can enter a password to protect the BIOS settings against unauthorized changes. Use this option with care! Forgotten or lost passwords are a frequent problem.

4.14 Save & Exit Setup

Settings are saved and the board is restarted.

4.15 Exit Without Saving

This option leaves the setup without saving any changes.

Exit Without Saving Chapter: BIOS update

5 BIOS update

If a BIOS update becomes necessary, the program "AWDFLASH.EXE" of the company Phoenix is used for this. It is important, that the program is started from a DOS environment without a virtual memory manager such as for example "EMM386.EXE". In case such a memory manager is loaded, the program will stop with an error message.

The system must not be interrupted during the flash process, otherwise the update is stopped and the BIOS is destroyed afterwards.

The program should be started as follows:

awdflash [biosfilename] /sn /cc /cd /cp

/sn Do not save the current BIOS

/cc Clear the CMOS

/cd Clear the DMI information /cp Clear the PnP information

The erasure of CMOS, DMI and PnP is strongly recommended. This ensures, that the new BIOS works correctly and that all chipset registers, which were saved in the setup, are reinitialized through the BIOS. A complete description of all valid parameters is shown with the parameter "/?".

In order to make the updating process run automatically, the parameter "/py" must be added. This parameter bypasses all security checks during programming.



CAUTION

Updating the BIOS in an improper way can render the board unusable. Therefore, you should only update the BIOS if you really need the changes/corrections which come with the new BIOS version.




CAUTION

Before you proceed to update the BIOS you need to make absolutely sure that you have the right BIOS file which was issued for the exact board and exact board revision that you wish to update. If you try to update the BIOS using the wrong file the board will not start up again.

6 Mechanical Drawing

6.1 PCB: Mounting Holes



Electrical Data Chapter: Technical Data

7 Technical Data

7.1 Electrical Data

Power Supply:

Board: ATX, including 2x2pin 12V connector

RTC: >= 3 Volt

Electric Power Consumption:

Board: typically 10VA (CPU and expansion cards excluded)

RTC: $\leq 10\mu A$

7.2 Environmental Conditions

Temperature Range:

Operating: 0°C to +60°C (extended temperature on request)

Storage: -25°C up to +85°C

Shipping: -25°C up to +85°C, for packaged boards

Temperature Changes:

Operating: 0.5°C per minute, 7.5°C per 30 minutes

Storage: 1.0°C per minute

Shipping: 1.0°C per minute, for packaged boards

Relative Humidity:

Operating: 5% up to 85% (non condensing)

Storage: 5% up to 95% (non condensing)

Shipping: 5% up to 100% (non condensing), for packaged boards

Shock:

Operating: 150m/s, 6ms Storage: 400m/s, 6ms

Shipping: 400m/s, 6ms, for packaged boards

Vibrations:

Operating: 10 up to 58Hz, 0.075mm amplitude

58 up to 500Hz, 10m/s

Storage: 5 up to 9Hz, 3.5mm amplitude

9 up to 500Hz, 10m/s

Shipping: 5 up to 9Hz, 3.5mm amplitude

9 up to 500Hz, 10m/s, for packaged boards

7.3 Thermal Specifications

The board is specified to operate in an environmental temperature range from 0°C to +60°C (extended temperature on request). Maximum die temperature is 100°C. To keep the processor under this threshold an appropriate cooling solution needs to be applied. This solution has to take typical and maximum power consumption into account. The maximum power consumption may be twice as high and should be used as a basis for the cooling concept. Additional controllers may also affect the cooling concept. The power consumption of such components may be comparable to the consumption of the processor. The board design includes thermal solution mounting points that will provide the best possible thermal interface between die and solution. Since we take thermal solutions seriously we have several advanced, aggressive cooling solutions in our product portfolio. Please contact your sales representative to order or discuss your thermal solution needs.



CAUTION

The end customer has the responsibility to ensure that the die temperature of the processor does not exceed 100°C. Permanent overheating may destroy the board!

In case the temperature exceeds 100°C the environmental temperature must be reduced. Under certain circumstances sufficient air circulation must be provided.

8 Support and Service

Beckhoff and their partners around the world offer comprehensive support and service, making available fast and competent assistance with all questions related to Beckhoff products and system solutions.

Chapter: Support and Service

8.1 Beckhoff's Branch Offices and Representatives

Please contact your Beckhoff branch office or representative for local support and service on Beckhoff products.

The addresses of Beckhoff's branch offices and representatives around the world can be found on her internet pages: http://www.beckhoff.com

You will also find further documentation for Beckhoff components there.

8.2 Beckhoff Headquarters

Beckhoff Automation GmbH

Eiserstr. 5 33415 Verl Germany

phone: +49(0)5246/963-0 fax: +49(0)5246/963-198 e-mail: info@beckhoff.com web: www.beckhoff.com

8.2.1 Beckhoff Support

Support offers you comprehensive technical assistance, helping you not only with the application of individual Beckhoff products, but also with other, wide-ranging services:

- o support
- o design, programming and commissioning of complex automation systems
- o and extensive training programs for Beckhoff system components

hotline: +49(0)5246/963-157 fax: +49(0)5246/963-9157 e-mail: support@beckhoff.com

8.2.2 Beckhoff Service

The Beckhoff Service Center supports you in all matters of after-sales service:

- on-site service
- repair service
- spare parts service
- o hotline service

hotline: +49(0)5246/963-460 fax: +49(0)5246/963-479 e-mail: service@beckhoff.com

I Annex: Post-Codes

Code	Description
01h	The Xgroup-program code is written in the random access memory from address 1000:0 onwards.
03h	Initialise Variable/Routine "Superio_Early_Init".
05h	1. Cancel display
	2. Cancel CMOS error flag
07h	1. Cancel 8042 (keyboard controller) Interface Register
	2. Initialising and self testing of 8042 (keyboard controller)
08h	 Test of special keyboard controllers (Winbond 977 super I/O Chip-series). Enabling of the keyboard-interface register
0Ah	Disabling of the PS/2 mouse interface (optional).
07 111	2. Auto-detection of the connectors for Keyboard and mouse, optional: swap of PS/2 mouse
	ports and PS/2 interfaces.
0Eh	Test of the F000h-memory segment (Read/Write ability). In case of an error a signal will come
	out of the loud speakers.
10h	Auto-detection of the flash-rom-type and loading of the suitable Read/Write program into the run
	time memory segment F000 (it is required for ESCD-data & the DMI-pool-support).
12h	Interface-test of the CMOS RAM-logic (walking 1's"-algorithm). Setting of the power status of
	the real-time-clock (RTC), afterwards test of register overflow.
14h	Initialising of the chip-set with default values. They can be modified through a software
	(MODBIN) by the OEM-customer.
16h	Initialise Variable/Routine "Early_Init_Onboard_Generator".
18h	CPU auto-detection (manufacturer, SMI type (Cyrix or Intel), CPU-class (586 or 686).
1Bh	Initialising if the interrupt pointer table. If nothing else is pretended, the hardware interrupts will
	point on "SPURIOUS_INT_HDLR and the software interrupts will point on
1Db	SPURIOUS_soft_HDLR.
1Dh 1Fh	Initialise Variable/Routine EARLY_PM_INIT. Load the keyboard table (Notebooks)
21h	Initialising of the hardware power management (HPM) (Notebooks)
23h	1. Test the validity of the RTC-values (Example: "5Ah" is an invalid value for an RTC-minute).
2311	2. Load the CMOS-values into the BIOS Stack. Default-values are loaded if CMOS-checksum
	errors occur.
	3. Preparing of the BIOS 'resource map' for the PCI & plug and play configuration. If ESCD is
	valid, take into consideration the ESCD's legacy information.
	4. Initialise the onboard clock generator. Clock circuit at non-used PCI- and DIMM slots.
	5. First initialising of PCI-devices: assign PCI-bus numbers - alot memory- & I/O resources -
	search for functional VGA-controllers and VGA-BIOS and copy the latter into memory segment
	C000:0 (Video ROM Shadow).
27h	Initialise cache memory for INT 09
29h	1. Program the CPU (internal MTRR at P6 and PII) for the first memory address range (0-640K).
	2. Initialising of the APIC at CPUs of the Pentium-class.
	3. Program the chip-set according to the settings of the CMOS-set-up (Example: Onboard IDE-controller).
	4. Measuring of the CPU clock speed.
	5. Initialise the video BIOS.
2Dh	Initialise the "Multi-Language"-function of the BIOS
2011	2. Soft copy, e.g. Award-Logo, CPU-type and CPU clock speed
33h	Keyboard-reset (except super I/O chips of the Winbond 977 series)
3Ch	Test the 8254 (timer device)
3Eh	Test the interrupt Mask bits of IRQ-channel 1 of the interrupt controller 8259.
40h	Test the interrupt Mask bits of IRQ-channel 2 of the interrupt controller 8259
TO11	
43h	Testing the function of the interrupt controller (8259).

Annex: Post-Codes

Code	Description
49h	1. Determination of the entire memory size by revising the last 32-Bit double word of each 64k
	memory segment.
	2. Program "write allocation" at AMD K5-CPUs.
4Eh	1. Program MTRR at M1 CPUs
	2. Initialise level 2-cache at CPUs of the class P6 and set the "cacheable range" of the random
	access memory. 3. Initialise APIC at CPUs of the class P6.
	4. Only for multiprocessor systems (MP platform): Setting of the "cacheable range" on the
	respective smallest value (for the case of non-identical values).
50h	Initialise USB interface
52h	Testing of the entire random access memory and deleting of the extended memory (put on "0")
55h	Only for multi processor systems (MP platform): Indicate the number of CPUs.
57h	1. Indicate the plug and play logo
	2. First ISA plug and play initialising – CSN-assignment for each identified ISA plug and play
	device.
59h	Initialise TrendMicro anti virus program code.
5Bh	(Optional:) Indication of the possibility to start AWDFLASH.EXE (Flash ROM programming)
CD:	from the hard disk.
5Dh	 Initialise Variable/Routine Init_Onboard_Super_IO. Initialise Variable/Routine Init_Onbaord_AUDIO.
60h	Release for starting the CMOS set-up (this means that before this step of POST, users are not
0011	able to access the BIOS set-up).
65h	Initialising of the PS/2 mouse.
67h	Information concerning the size of random access memory for function call (INT 15h with AX-
	Reg. = E820h).
69h	Enable level 2 cache
6Bh	Programming of the chip set register according to the BIOS set-up and auto-detection table.
6Dh	Assignment of resources for all ISA plug and play devices.
	2. Assignment of the port address for onboard COM-ports (only if an automatic junction has
CE!	been defined in the setup).
6Fh	 Initialising of the floppy controller Programming of all relevant registers and variables (floppy and floppy controller).
73h	Optional feature:
7 311	Call of AWDFLASH.EXE if:
	- the AWDFLASH program was found on a disk in the floppy drive.
	- the shortcut ALT+F2 was pressed.
75h	Detection and installation of the IDE drives: HDD, LS120, ZIP, CDROM
77h	Detection of parallel and serial ports.
7Ah	Co-processor is detected and enabled.
7Fh	Switch over to the text mode, the logo output is supported.
	- Indication of possibly emerged errors. Waiting for keyboard entry.
	- No errors emerged, respective F1 key was pressed (continue):
006	Deleting of the EPA- or own logo.
82h	 Call the pointer to the "chip set power management". Load the text font of the EPA-logo (not if a complete picture is displayed)
	3. If a password is set, it is asked here.
83h	Saving of the data in the stack, back to CMOS.
84h	Initialising of ISA plug and play boot drives (also Boot-ROMs)
85h	1. Final initialising of the USB-host.
	2. At network PCs (Boot-ROM): Construction of a SYSID structure table
	Backspace the scope presentation into the text mode
	4. Initialise the ACPI table (top of memory).
	5. Initialise and link ROMs on ISA cards
	6. Assignment of PCI-IRQs
	7. Initialising of the advanced power management (APM)8. Set back the IRQ-register.
<u> </u>	o. Out buok the fixe register.

Code	Description
93h	Reading in of the hard disk boot sector for the inspection through the internal anti virus program (trend anti virus code)
94h	 Enabling of level 2 cache Setting of the clock speed during the boot process Final initialising of the chip set. Final initialising of the power management. Erase the onscreen and display the overview table (rectangular box). Program "write allocation" at K6 CPUs (AMD) Program "write combining" at P6 CPUs (INTEL)
95h	Program the changeover of summer-and winter-time Update settings of keyboard-LED and keyboard repeat rates
96h	Multi processor system: generate MP-table Generate and update ESCD-table Correct century settings in the CMOS (20xx or 19xx) Synchronise the DOS-system timer with CMOS-time Generate an MSIRQ-Routing table
C0h	Chip set initialising: - Cut off shadow RAM - Cut off L2 cache (apron 7 or older) - Initialise chip set register
C1h	Memory detection: Auto detection of DRAM size, type and error correction (ECC or none) Auto detection of L2 cache size (apron 7 or older)
C3h	Unpacking of the packed BIOS program codes into the random access memory.
C5h	Copying of the BIOS program code into the shadow RAM (segments E000 & F000) via chipset hook.
CFh	Testing of the CMOS read/write functionality
FFh	Boot trial over boot-loader-routine (software-interrupt INT 19h)

II Annex: Resources

A IO Range

The used resources depend on setup settings.

The given values are ranges, witch are fixed by AT compatibility. Other IO ranges are used, which are dynamically adjusted by Plug & Play BIOS while booting.

Address	Function
0-FF	Reserved IO area of the board
170-17F	IDE2
1F0-1F7	IDE1
278-27F	LPT2
2E8-2EF	COM4
2F8-2FF	COM2
370-377	FDC2
378-37F	LPT1
3BC-3BF	LPT3
3E8-3EF	COM3
3F0-3F7	FDC1
3F8-3FF	COM1

B Memory Range

The used resources depend on setup settings.

If the USB boot function or legacy support is enabled, the BIOS uses 16KByte RAM in the range from A0000-FFFFF. If the entire range is clogged through option ROMs, these functions do not work any more.

Address	Function
A0000-BFFFF	VGA-RAM
C0000-CFFFF	VGA-Bios
E0000-EFFFF	System-BIOS while booting
F0000-FFFFF	System-BIOS

C Interrupt

The used resources depend on setup settings.

The listed interrupts and their use are given through AT compatibility.

If interrupts must exclusively be available on the ISA side, they have to be reserved through the BIOS setup. The exclusivity is not given and not possible on the PCI side.

Address	Function			
IRQ0	Timer			
IRQ1	PS/2 Keyboard			
IRQ2 (9)	(COM3)			
IRQ3	COM1			
IRQ4	COM2			
IRQ5	(COM4)			
IRQ6	FDC			
IRQ7	LPT1			
IRQ8	RTC			
IRQ9				
IRQ10				
IRQ11				

Annex: Resources

Address	Function
IRQ12	PS/2 Mouse
IRQ13	FPU
IRQ14	IDE Primary
IRQ15	(IDE Secondary)

D PCI Devices

All listed PCI devices exist on the board. Some PCI devices or functions of devices may be disabled in the BIOS setup. Once a device is disabled other devices may get PCI bus numbers different from the ones listed in the table.

AD	INTA	REQ	PCI	Dev.	Fct.	Controller / Slot
	-	-	0	0	0	Host Bridge ID3580
	-	-	0	0	1	ID3584
	-	-	0	0	3	ID3585
	Α	-	0	2	0	VGA Graphics ID3582
	-	-	0	2	1	Graphics Controller ID3582
	Α	-	0	29	0	USB UHCI Controller #1 ID24C2
	D	-	0	29	1	USB UHCI Controller #2 ID24C4
	С	-	0	29	2	USB UHCI Controller #3 ID24C7
	Н	-	0	29	7	USB 2.0 EHCl Controller ID24CD
	-	-	0	30	0	Hub Interface to PCI Bridge ID244E
	-	-	0	31	0	PCI to LPC Bridge ID24C0
	С	-	0	31	1	IDE Controller ID24CB
	В	-	0	31	3	SMBus Controller ID24C3
	В	-	0	31	5	AC '97 Audio Controller ID24C5
	В	-	0	31	6	AC '97 Modem Controller ID24C6
18	Α	0	1 or 2	2		External Slot 1
19	В	1	1 or 2	3		External Slot 2
20	С	2	1 or 2	4		External Slot 3
21	D	3	1 or 2	5		External Slot 4
22	E	4	1 or 2	6		External Slot 5
23	F	6	1 or 2	7		External Slot 6
24	E	-	1 or 2	8	0	LAN internal ICH4 ID103A

E SMB Devices

Address	Function			
10-11	Standard slave address ICH4			
	Reserved by BIOS			
	BIOS defined slave address ICH4			
A0-A1	DIMM 1			
A2-A3	DIMM 2			
A4-AF	Reserved by BIOS			
D2-D3	ICS950813			