# 486-GVT MAIN BOARD MANUAL



fel dat day and last

25 10 11 10 15

自 好 數。成 可

# 486-GVT

MAIN BOARD

User's Guide

- Mary the companies will the component on add-

registered tradement of intel Co.,

DOC No.

: 13009

the ed, transcribed, trans A2 :-

: December 1993

Date

Revision

#### SEAGATE

MODEL	CAPACITY	CYLINDER	HEAD	SECTOR
ST3144A	125MB	1001	15	17
ST3283A	245MB	978	14	35

#### WESTERN DIGITAL odnika TV D-881

MODEL	CAPACITY	CYLINDER	HEAD	SECTOR
AC2120	125MB	872	8	35
AC2200	200MB	989	12	35
AC2250	255MB	1010	04/911	55
AC2340	341MB	1010	12	55

#### PRIAM

MODEL	CAPACITY	CYLINDER	HEAD	SECTOR
S19	152MB	1024	15	17

## **List of Figures**

Figure 1 - 1.	Mainboard Layout
Figure 1 - 2.	System Block Diagram
Figure 2 - 1.	Jumper with Pins Shorted
Figure 3 - 1.	Cache and Memory Locations
Figure 3 - 2.	Installing SIMMs

## **List of Tables**

Table 2 - 1.	Jumper Settings for CPU Selector 2 - 2
Table 2 - 2.	Jumper Definitions 2 - 3
Table 2 - 3.	IMISC425 CPU Clock Jumper Selection (JK1) 2 - 4
Table 2 - 4.	VIA VT 8225 CPU Clock Jumper Selection (JK1) . 2 - 4
Table 2 - 5.	Connector Pin Definitions
Table 2 - 6.	Local Bus Connector Pin Assignment 2 - 7
Table 3 - 1.	DRAM Configurations
	Cache Configuration Size 3 - 8

Yourself Sachs Memory

Power Mana	agament Featu	ee: Disabled		
suriordA - 1	and court of	AND HOST STA	-	
		horsé (en 10)		
mage A mage A ma mage A mage A ma ma ma ma ma ma ma ma ma ma ma ma ma	Total Control of the		Comment of the control of the contro	

#### Write to CMOS and Exit

After making the necessary changes under Setup, press "Esc" to return to the main menu. Move cursor to "Write to CMOS and Exit", and press "Y" to change the CMOS Setup. If no changes are made, press "Esc" again and press "Y" to retain the CMOS settings.

Chapter 4 Award BIOS Setup	
System Setup	4 - 1
Standard CMOS Setup	4 - 2
Daylight Saving	Juoya I bacodniaM . L . Lepup[3] 4 - 3
BIOS Features Setup	eJC, Popular distribution of the city of t
Chipset Features Setup 7.	eni9,rtry regroup, 1 , 5 erupi3, 4-3
Power Management Setup	omeM basishas2. 1. Cepusit, 4-4
Load BIOS Default	4 - Figure 3 - 2 Testalling StMMs
Load Setup Deafult	4 - 5
Password Setting	4 - 5
Security Option	4-5
Clear Password	4-5
Eviting Cotup	4 - 6
Chapter 5 AMI BIOS Setup	Table 2 - 1 Jumper Settings for
System Setup	
	5-2
	5 - 3
	8-5 S. Loral Bus Connect
Write to CMOS and Exit .	Management DRAM Contents
Appendix A Hard Disk Specificati	Table 3 - 2. Cache Configuration
MAXTOR	
QUANTUM	
SEAGATE	
WESTERN DIGITAL	
PRIAM	



Use the arrow keys to select and press "Enter" to run the selected program.

#### Standard CMOS Setup

The first burning of the control of	SETUP PROGRAM - merican Megatren	10 m	-	-						
Date (mn/date/yea		1993			emo					
E TELLESCO METO METO ME	LUMBER RESERVED TO	Cyln I	lead	WP	com	LZc	one	Se	ct S	ize
Hard disk C: Type Hard disk D: Type	: 17 : Not installed	977	5		300	9	777	1	74	IM
Floppy drive A:			Sun	Mon	Tue W	/ed	Thu	Fri	Sat	
Floppy drive B:			29	30	1	2	3	4	5	
Primary display			6		8		10	11	12	
	: Installed		20		15		24	18	19	
,			27	28				ĩ	2	
Month : Jan, Date : 01,0 Year : 1901	2, 03,31		3	4	5	6	7	8	9	
	. 1902, 1999 > < : Select F2	/F3 : C	olor	Pal	lo/Po	aDr	1 : N	/loc	difv	

The Setup program is completely menu driven. Use the arrow keys to select an entry; "PgUp/PgDn" keys to change an entry; and "Esc" key to exit. Help messages are displayed in a window on the screen when "Alt+F1" keys are pressed. The Standard CMOS Setup screen is shown above. System BIOS automatically detects memory size, thus no changes are necessary. After the changes are made, press "Esc" to exit.

#### Chapter 1

#### Overview

Based on an ISA/VL-bus, the 486-GVT mainboard empowers any high-end system to exploit a wide-range of hardware and software capabilities and applications. This chapter gives you a brief overview of this mainboard, providing basic information on its major parts and components.

#### **Specifications**

The 486-GVT mainboard comes with the following features:

- Intel 80486SX/DX/DX2/P24T/80486S-series/ CX486S<sup>TM</sup> dual CPU microprocessor in PQFP and PGA packages.
- VIA VT82C486 80486/80386 PC/AT chipset includes built-in 8042 keyboard controller.
- Supports 64/128/256K direct-mapped write-back/writethrough cache memory.
- DuPont 30 and 72-pin SIMM sockets supports 1 up to 96MB DRAM for 486 system, provides page mode DRAM operation.
- Supports system and video BIOS cacheable and shadow.
- Supports decoupled DRAM refresh.
- Provides built-in power management features ideal for Green PCs.
- Optional built-in ZIF socket that accepts Intel's Over-Drive<sup>TM</sup> processors or Pentium<sup>TM</sup> OverDrive<sup>TM</sup> processor.
- 64KB BIOS.
- One 8-bit and six 16-bit ISA expansion slots.
- Supports two VESA bus slots for Local bus master or slave.
- Real time clock/calendar.

This message indicates that the password is cleared. Remove Jumper J7 and reset the system. At this point, you will not be asked for the password to enter Setup.

## Exiting Setup

ROM ISA BIOS CMOS SETU AWARD SOFT	LORD SCYTLLING
STANDARD CMOS SETUP	PASSWORD SETTING
BIOS FEATURES SETUP	IDE HDD AUTO DETECTION
CHIPSET FEATURES SETUP	HDD LOW LEVEL FORMAT
POWER MANAGEMENT SETUP	SAVE AND EXIT SETUP
LOAD BIOS DEFAULTS	EXIT WITHOUT SAVING
LOAD SETUP SAVE to CMOS an	nd EXIT (Y/N)? Y
ESC : Quit and amiliano of b	↑ -> <- : Select Item
F10 : Save and Exit	(Shiff) F2 : Color
Time, Date, Ha	ard Disk Type

After you have made changes under Setup, press "Esc" to return to the main menu. Move cursor to "Save and Exit Setup" or press "F10" and then press "Y" to change the CMOS Setup. If you did not change anything, press "Esc" again or move cursor to "Exit Without Saving" and press "Y" to retain the Setup settings.

NOTE: Default values of the various Setup items on this chapter may not necessarily be the same ones shown on your screen.

System Block Diagram




Figure 1-2. System Block Diagram

tup screen is displi ects memory size	CHIPSET	BIOS (VIA00000) FEATURES SETUP FOFTWARE, INC.	
Decoupled Refresh Relocate 255K/384K Video BIOS Cacheable System BIOS Cacheable External Cache Scheme Cache Timing Control DRAM Timing Control Fost DRAM Write Burst Write	: Enabled : Witte Back : Turbe	Daylight S When enabled in advance W	
CPU Write Back Cache	: Disabled	Esc : Out F1 : Help F5 : Old Values F6 : Load BIOS Defaults F7 : Load Setup Defaults	↑↓-><- : Select item PgUp/PgDn/+/- : Modify (Shift) F2 : Change Color

#### **Power Management Setup**

The compact of the control of the co	POWER MA	BIOS (VIA00000) ANAGEMENT SETUP SOFTWARE, INC.	
Power Management	: Disabled	Every control of the	
q nonacin nussi since setup pragrama	es Setu	Esc : Out F1 : Help F5 : Old Values F6 : Load BIOS Defaults F7 : Load Setup Defaults	↑↓-><- : Select Item PgUp/PgDn/+/-: Modify (Shift) F2 : Change Color

NOTE: Pressing "Ctrl+Alt+8" will invoke the Power Management Feature when "Enabled" while pressing "Ctrl+Alt+Backspace" will restore the system with normal display.

#### Chapter 2

## **Mainboard Settings**

486-GVT has several user-adjustable jumpers and connectors on the board that allow you to configure your system to suit your every need. This chapter contains information on the various jumper and connector settings you can make on your mainboard.

#### **Jumpers**

Jumpers are used to select the operation modes for your system. Each jumper on the board has three metal pins with each pin representing a different function. To "set" a jumper, a black cap containing metal contacts is placed over the jumper pin/s according to the required configuration. A jumper is said to be "shorted" when the black cap has been placed on one or two of its pins, as shown in the figure below:



Figure 2 - 1 Jumper with Pins Shorted

#### **CPU Selector Jumpers**

To allow your system to be used with a variety of CPU's, 486-GVT provides ten jumpers that can be set according to the CPU you want installed. Follow the diagrams found in the lower-middle area of the board to determine the proper arrangement for the CPU you are using.

The next two table summarizes the settings of the CPU Selector jumpers.

Setup

ROM ISA BIOS CMOS SETL AWARD SOFT	IP UTILITY
STANDARD CMOS SETUP BIOS FEATURES SETUP CHIPSET FEATURES SETUP POWER MANAGEMENT SETUP LOAD BIOS DEFAULTS LOAD SETUP DEFAULTS	PASSWORD SETTING IDE HDD AUTO DETECTION HDD LOW LEVEL FORMAT SAVE AND EXIT SETUP EXIT WITHOUT SAVING
ESC : Quit F10 : Save and Exit	↑ -> < : Select Item (Shift) F2 : Color
Time, Date, Ho	ard Disk Type

Use the arrow keys to select and press "ENTER" to run the selected program.

#### Standard CMOS Setup


The Standard CMOS Setup has ten items for setting. Each item may have one or more option settings. Use the arrow keys to highlight the item and then use the <PgUp>, or <PgDn> keys to select the value you want in each item.

the Attit onds Chapter 5 ins	ROM ISA STANDAI AWARD	RD CI	MOS SE	TUP	disteger	1
Date (mm: dd: yy) Time (hh: mm: ss) DAYLIGHT SAVING	: Tues., Aug : 12 : 37 : 05 : Disabled	RO	BEF	DECOM	P LANDZONE	SECTOR
Drive C: User (81ME Drive D: None (0M Drive A Drive B Video	):	511 0 5 in. 5 in.	16 0	0 0 Base M Extende Expand	0	17 0 : 640K : 7168K
Halt on Esc : Quit F1 : Help	: All Errors			Total M		: 8192K /- : Mod

JUMPER		PIN DEFINITION
J2	External, 1-2 2-3	Internal Battery Select External battery Internal battery
J4	Display Ty Open Close	ype Select Mono/EGA/VGA (default) Color
J7.90	Password 1-2 2-3	I Clear (Award/AMI BIOS Select) Award BIOS AMI BIOS
JC6	80486SX Short Open	/P23S/P4S/CX486S PQFP Select Disable on-board Enable
JCX1	CPU Type Short Open	e Select CX486S Intel S-series CPU
JKB1, JKB2, JKB3, JKB4, JX3	Internal/E 1-2 2-3	xternal Keyboard Select External keyboard Internal keyboard
JX1	CPU Clos 1-2 2-3	sk Select 1 X 2 X
JX2, J8	1-2 2-3	IRQ15 -SMI

Table 2-2. Jumper Definitions

#### 256K Cache SRAM



The cache size is jumper selectable. M1 - M4 are assigned as Bank 0 and M6 - M9 are assigned as Bank 1.

	64K	128K	256K
Bank 0	8K x 8	32K x 8	32K x 8
Bank 1	8K x 8	Empty	32K x 8
Tag RAM (M5)	8K x 8	8K x 8	32K x 8
JS1 (Jumper)	1-2	1-2	2-3
JS2 (Jumper)	1-2	2-3	2-3
JS3 (Jumper)	1-2	2-3	1-2

Table 3-2. Cache Configuration Size

#### Connectors

e or two VESA

The connectors allow the mainboard to connect electronically with other parts of the system. Some connectors have two pins, others have four or five pins. The next table gives the functions of each connector. Some malfunction problems encountered with your system may be caused by loose or improper connection. Ensure that the all connections are in place and firmly attached.

CONNECTOR	PIN OUTS	SIGNAL NAME
CN1 Keyboard Connector	1 2 3 4 5	Keyboard clock Keyboard data NC Ground +5V
CN2 Power Connector	1 2, 10, 11, 12 3 4 5, 6, 7, 8 9	Power good +5V +12V -12V Ground -5V
J1 External Battery Connector	2,3 4	Anode+ NC Cathode –
J9 Turbo LED	1 2	VCC LED
J10 Turbo Switch	1 M	Turbo Signal Ground
J11 Hardware Reset	1 2	Ground Reset signal
J12 Speaker Connector	1 2 3 4	Speaker signal NC Ground +5V

Table 2-5. Connector Pin Definitions (Continued)

 Carefully push the SIMM down and back into the socket until the retaining clips of the socket snap, holding the SIMM in place. The holes in the SIMM should match the pins on the socket's retaining clips.

To remove the SIMM/s, pull the retaining latch on both ends of the socket and reverse the procedure above.

#### **Cache Memory**

The 486-GVT can accept cache memory of 64, 128 or 256KB.

Installation instructions

NOTE: Be sure to use the correct chips for the amount of cache memory you want to add. You must install both the correct Cache and Tag SRAM.

Alter RAM type is always the same as Tag RAM.

#### **Installing Cache Memory**

NOTE: Always observe static electricity precautions. See "Handling Precautions" at the beginning of this manual.

If you do not have the confidence to make the installation, better consult a service technician for assistance.

- Locate the cache memory on the mainboard. See Figure 3-1 again.
- Be guided by the Cache SRAM settings depending on your desired SRAM configuration:

Correct orientation of the chips is necessary for the cache to operate properly. Normally, the chips have either a curved notch or a dot. This marker on the chip must be matched to the marker on the socket for correct alignment.

Install the chips individually as follows:

 Align the chip with the marker on the socket. Press the chip onto the socket, ensuring that the pins on the chip are aligned with the corresponding connections on the socket.

CONNECTOR	SIDE A - PINS AND P	N OUTS	SIDE B - PINS AND	
100 Y/NV	01	DAT01	01	DAT00
SULVE	02	DAT03	02	DAT02
DATOA	03, 10, 17, 24, 35, 43, 51	Ground	03	DAT04
901.60	04	DAT05	04	DAT06
60 (AC	05	DAT07	05	DAT08
Ground	06	DAT09	06, 14, 22, 29, 38, 49, 55	Ground
DITAG	07	DAT11	07	DAT10
D1 780. 11	08	DAT13	80	DAT12
250 V L	09	DAT15	09, 20, 32, 57	VCC
FITAG.	11	DAT17	10	DAT14
e-750	12, 27, 40, 53	VCC	11 50 00 00 00 81	DAT16
F 1 1 8 C	13	DAT19	12	DAT18
DATES	14	DAT21	13	DAT20
SETAG	15	DAT23	15	DAT22
15000	16	DAT25	16	DAT24
AS TAG	18	DAT27	17	DAT26
STAC	19	DAT29	18	DAT28
14.11	20	DAT31	19	DAT30
TELON	21	ADR30	21	ADR31
WEST A	22	ADR28	23	ADR29
1. FOA.	23	ADR26	24	ADR27
SL14 —	25	ADR24	25	ADR25
	26	ADR22	26	ADR23
Local Bus	28	ADR20	27	ADR21
61 POA	29	ADR18	28	ADR19
A DR 17	30	ADR16	30	ADR17
ADRUS	31	ADR14	31	ADR15
C. SCIV	32	ADR12	33	ADR13
TEAGA	33	ADR10	34	ADR11
RCRUA.	34	ADR08	35	ADR09
SONGA	36	ADR06	36	ADR07
AGROS	37	ADR04	37	ADR05
LOSGA.	38	WBACK#	39	ADR03
SURGA	39	BEO#	40	ADR02
NC.	41	BE1#	41	NC
1 3234	42	BE2#	42	RESET#
9,250	44	BE3#	43	D/C#
	45	ADS#	44	M/IO#
	48	LRDY#	45	W/R#
RDYRThs	49	LDEV1#	48	RDYRTN#
6031	50	LREQ#	50	IRQ9
	52	LGNT#	51	BRDY#
BLASTS	54, 55, 56	ID2, 3, 4	52 90,00,40	BLAST#
	57	LKEN#	53, 54	IDO, 1
	58	LEADS#	56	LCLK1
	36	LEAUS#	58	LBS16#
record Management and American		-	30	LD3 10#

Table 2-6. Local Bus Connector Pin Assignment (Continued)

TOTAL MEMORY	BANK 0	BANK 1 (72-PIN)	BANK 2 (72-PIN)
1 1 (A 1 1 1 2 )	(30-PIN)		
7 y M7 5 y 20	256K x 4	4M x 1	16M x 1
	256K x 4	16M x 1	4M x 1
21MB	1M x 4	1M x 1	16M x 1
3.1	1M x 4	16M x 1	1M x 1
1 1/16	4M x 4	1M x 1	4M x 1
	4M x 4	4M x 1	1M x 1
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1M x 4	4M x 1	16M x 1
24MB	1M x 4	16M x 1	4M x 1
1 (A) 5 1 1	4M x 4	4M x 1	4M x 1
1 146 1 141	4M x 4	16M x 1	
32MB	4M x 4		16M x 1
v M01		16M x 1	16M x 1
	256K x 4	16M x 1	16M x 1
33MB	4M x 4	1M x 1	16M x 1
\$ x 26	4M x 4	16M x 1	1M x 1
1 - 21	1M x 4	16M x 1	16M x 1
36MB	4M x 4	4M x 1	16M x 1
NT EN	4M x 4	16M x 1	4M x 1
48MB	4M x 4	16M x 1	16M x 1
64MB	16M x 4		
+ 289 1	16M x 4	1M x 1	
65MB	16M x 4		1M x 1
66MB	16M x 4	1M x 1	1M x 1
h 1	16M x 4	4M x 1	
68MB	16M x 4	INIOS	4M x 1
	16M x 4	1M x 1	4M x 1
69MB	16M x 4	4M x 1	1M x 1
72MB	16M x 4	4M x 1	4M x 1
	16M x 4	16M x 1	
80MB	16M x 4	1-2 oldar	16M x 1

Table 3-1. DRAM Configurations (Continued)

#### Chapter 3

## **Memory Subsystem**

486-GVT can be equipped with the memory necessary for running all your applications. Memory comes in the form of DRAM (SIMMs) and cache SRAM. This chapter describes these two kinds of memory and gives instructions on how to install each kind on the mainboard.

#### **Memory Locations**

The board layout below shows the locations of the DRAM memory banks and the cache SRAM:




Figure 3-1. Cache and Memory Locations

### HANDLING PRECAUTIONS

Static electricity may cause damage to the integrated circuits on the mainboard. Before handling any mainboard outside of its protective packaging, ensure that there is no static electric charge in your body.

Observe any or all of these basic precautions when handling the mainboard or other computer components:

- Wear a static wrist strap which fits around your wrist and is connected to a natural earth ground.
- Touch a grounded or anti-static surface or a metal fixture such as a water pipe.
- Avoid contact with the components on add-on cards, boards and modules and with the "golden finger" connectors plugged into the expansion slot. It is best to handle system components by their mounting bracket.

Above methods either prevent static build-up or cause it to be discharged properly.

#### TRADEMARKS "

IBM registered trademark of International Business Machines Corp.

Intel registered trademark of Intel Corp.

All other trademarks mentioned in this manual are registered property of the respective owners.

#### **COPYRIGHT®**

This manual may not, in whole or in part, be photocopied, reproduced, transcribed, translated, or transmitted in whatsoever form without the written consent of the manufacturer, except for copies retained by the purchaser for personal archival purposes.

## **Table of Contents**

57075	Joh	800	diff	M	J.	ł	(33)	lpi	1
gaid a	3100	Lra	vi ay	₽.		Ĵ.	01	юį.	31-1
a.aniP	dis	170	ņ.	١	4.	•	.01	0	1-2
(mana)	4 ten			٠.		.0	941	(•)	1-3
. eMi	SIN	gnij	ede	ni	2	ξ	(3 Y	/CE	1
									2-1
									2-1
U Clo	ck (J	K1)			leri <b>t</b> a	•			2-4
CPU C	Clock	c (JI	(1)						2-4
									2-5
21-1	104	716	squ	116	S		i is	dı,	
ioiC c	ч		٥.	MI				die.	3-1
0.450	35		٧.	٧.			. 0	dn	3-2
n1eG	Pir		717				8	de	3-2
chiaci	00			: !	8				3-2
nodstu	gña	00	or' i	.0	5		5		3-6
	U Clo	U Clock (J	U Clock (JK1) CPU Clock (JI	U Clock (JK1) CPU Clock (JK1)  A state of the control of the contr					

List of Figures

#### Appendix A

## **Hard Disk Specifications**

This appendix contains some technical information about the different IDE hard disk drives which can be installed with your 486-GVT mainboard.

#### CONNER

MODEL	CAPACITY	CYLINDER	HEAD	SECTOR
CP-30104	120MB	762	8	39
CP-30174	170MB	903	111/8	46
CP-30204	203MB	684	16	38
CP-30254	251MB	895	10	55
CP-30344	343MB	904	16	46
CP-30364	360MB	702	16	63
CP-30544	544MB	1024	16	63

#### MAXTOR

MODEL	CAPACITY	CYLINDER	HEAD	SECTOR
7120A	120MB	1023	14	17
2190	152MB	1024	15	17
7170A	170MB	984	10	34
7213A	213MB	683	16	38
7245A	245MB	967	16	31
7345A	345MB	790	15	57

#### QUANTUM

MODEL	CAPACITY	CYLINDER	HEAD	SECTOR
LPS120AT	120MB	901	5	53
LPS240AT	240MB	723	13	51
ELS127AT	127MB	919	16	17
ELS170AT	170MB	1011	15	22

## **List of Figures**

Figure 1 - 1.	Mainboard Layout
Figure 1 - 2.	System Block Diagram
Figure 2 - 1.	Jumper with Pins Shorted 2 - 1
Figure 3 - 1.	Cache and Memory Locations 3 - 1
Figure 3 - 2.	Installing SIMMs

### **List of Tables**

Table 2 - 1.	Jumper Settings for CPU Selector	•	•	٠		•	ó	. 2	-2
Table 2 - 2.	Jumper Definitions	i					'n	. 2	- 3
Table 2 - 3.	CPU Clock Jumper Selection (JK1) .	ė		e i	e			. 2	- 4
Table 2 - 4.	Connector Pin Definitions	o în	en.	rb	A			. 2	- 5
Table 2 - 5.	Local Bus Connector Pin Assignment		9 VI	ė	٠			. 2	- 7
Table 3 - 1.	DRAM Configurations	ď	di.	ń	ľ			. 3	- 2
	Cache Configuration Size								

#### **Advanced CMOS Setup**

AMI BIOS SETUP PROGRAM - ADVANCED CMOS SETUP (C) 1993 American Megatrends Inc., All Rights Reserved pernatic Rate Programming : Disable pernatic Rate Delay (meec) : 500 pernatic Rate (Chas/Sec) : 15 tove 1MB Memory Test : Disable prory Test Tick Sound : Enabled Adaptor ROM Shadow C800, 32%: Disabled Adaptor ROM Shadow D800, 32%: Disabled Adaptor ROM Shadow D800, 32%: Disabled Adaptor ROM Shadow E000, 64%: Disabled Rom Shadow E000, 64%: Disabled : Disabled : Enabled Bool Sector Virus Protection Memory Tent Tech Sound

Memory Penty Error Check

Hit <DEL> Message Display

Hard Disk Type at 7 RAM Area

Vali For <FI > If Any Fina

System Boot Up Numlock

Floppy Dinks Seek At Boot

System Boot Up Souence

System Boot Up CPU Soued

External Cache Memory

Memory Check

Memory Seek At Boot

System Boot Up CPU Soued

External Cache Memory

Memory Check Memory IDE Block Mode Transfer BIOS Cacheable Option Enabled 0.300 Enabled Video Cacheable Opt 256K Relocate Option Enobled Enobled OW/S CUX2/1.5 Decouple Refresh AUTO Config Option DRAM Speed Select Enables A; C: High Enables Bus Clock Rate Select Cache Read Cycle S : DW/S : DW/S : W/BACK : Disabled : Disabled triandi Cache Memory : Enabled Internal Cache Liernory : Enabled East Gate A20 Option : Enabled Password Chacking Option : Salus Video ROM Shadow C000, 32K : Enabled Burst Witte CPU Witte Book Coche

Esc : Bit ↑ \$-> <-- : Sel. (Ctrit PgUo/PgDn : Modity F1 : Help F2/F3 : Color F5 : Old Vatues F6 : BIOS Setup Defaults F7 : Power-on Defaults

Moving around the Advanced CMOS Setup program shown in the following figure works in the same way as moving around the Standard CMOS Setup. Users are not encouraged to run the Advanced CMOS Setup program. Your system should have been fine-tuned before shipping. Improper Setup may cause the system to fail. Consult your dealer before making any changes.

NOTE: Default values of the various Setup items on this chapter may not necessarily be the same ones shown on your screen.

#### **Power Management Setup**

NOTE: Pressing "Ctrl+Alt+8" will invoke the Power Management Feature when "Enabled" while pressing "Ctrl+Alt+Backspace" will restore the system with normal display.

#### Chapter 5

## **AMI BIOS Setup**

486-GVT comes with the AMI BIOS chip that contains the ROM Setup information of your system. This chip serves as an interface between the CPU and the rest of the mainboard's components. This chapter explains the information contained in the Setup program and tells you how to modify the settings according to your system configuration.

#### System Setup

A Setup program has been built into the system BIOS so that configurations stored in the CMOS RAM can be changed. This program is executed when:

- 1. User changes system configuration.
- 2. User changes system backup battery.
- System detects a configuration error and asks the user to run the Setup program.

#### NOTE : If your mainboard uses the Award BIOS chip, disregard this chapter. Refer to Chapter 4 instead.

After power-on RAM testing, the message "Press <DEL> if you want to run Setup." appears. Press "DEL" to run setup or do nothing to bypass. If the "DEL" key is pressed, the following screen is displayed:

## **Mainboard Layout**




Figure 1-1. Mainboard Layout

es shawn on



#### **Load BIOS Default**

BIOS defaults contain the most appropriate values of the system parameters that allow minimum system performance. The OEM manufacturer may change the defaults through MOD-BIN before the binary image burns into the ROM.

#### **Load Setup Default**

Selecting this field loads the factory defaults for BIOS and Chipset Features which the system automatically detects.

#### **Password Setting**

When you select this function, you can create a password. Type your password up to eight characters and press < Enter>. You will be asked to confirm the password. Type the password again and press <Enter>. You may also press <Esc> to abort the selection and not enter a password. To disable password, press <Enter> when you are prompted to enter password. A message appears, confirming the password is disabled. When the password is disabled, the system boot and you can enter Setup freely.

#### **Security Option**

If you select System under this field, you will be prompted for the password every time system is rebooted or any time you try to enter Setup. If you select Setup, you will be prompted only when you try to enter Setup.

chapter may not necess

#### **Clear Password**

If you forget your password, turn off the system power first and remove the system unit cover. Locate Jumper J7 and cap it. Turn the system power back on and screen will display the message below:

> PASSWORD IS SET DISABLED PLEASE REMOVE JUMPER (J7) BEFORE SETTING UP NEW PASSWORD

	4Dec Vinnas	P245/P45/	P24T	CX486DX (M7 CX486S (M6) CX486S+CX48		
JUMPER	486SX/P23S (PGA)	486DX/DX2 (PGA)	(PGA)	(PGA)	(M6+C6) (PGA)	
JC1	2-3 short	1-2 short	1-2 short	2-3 short	1-2 short	
JC2	2-3 short	1-2 short	1-2 short	2-3 short	1-2 short	
JC3	open and	short	open	short	short	
JC4	is open and	no openio aid	short	open	open	
JC5	short	short	open	open	open	

JUMPER	P235/P45/P24S (PGA)	496DX/DX2/SX (PGA)	CX486S CX486S+CX487S CX486DX (M6, M6+C6, M7) (PGA)	P235/P45/ CX4865 (PQFP)
RN9 (10p5R 0 ohm)	empty	empty ( A A II	inserted	empty
RN10 (10p5R 0 ohm)	inserted	empty	empty	empty
RN11 (8p4R 0 ohm)	empty	empty	empty	inserted

Table 2-1. Jumper Settings for CPU Selector

 $\rightarrow$ 

NOTE: Users are not encouraged to change the non-specified jumper settings as they are considered factory defaults which may adversely affect system performance. The Standard CMOS Setup screen is displayed above. System BIOS automatically detects memory size, thus no changes are necessary. Press "F3" function key to show the calendar.

#### **Daylight Saving**

When enabled, this field allows user to set the clock one hour in advance. When disabled, it subtracts one hour when standard time begins. After the changes are made, press "Esc" to return to main menu.

#### **BIOS Features Setup**

	BIOS F	A BIOS (VIA00000) EATURES SETUP SOFTWARE, INC.	
CPU Internal Cache Edemal Cache Edemal Cache Boot Sequence Boot Up Roppy Seek Boot Up Numlock Status Boot Up System Speed IDE HDD Block Mode Gate A20 Opilion Mamony Parity Check	: Enabled : Enabled : Enabled : Disobled : A., C: : Enabled : On : High : Disobled : Fast : Enabled : Enabled : Enabled : Enabled : Enabled : Disobled : Enabled : Disobled	System BICS Sho Video BICS Sho C8000-C8FFF Sh CC000-CFFFF Sh D000-D3FFF Sh D8000-D8FFF Sh D0000-D7FFF Sh D000-D3FFF Sh E000-E3FFF Sh E8000-E3FFF Sh E8000-E3FFF Sh E8000-E3FFF Sh E8000-E3FFF Sh E8000-E3FFF Sh E8000-E3FFF Sh	dow : Enabled  addow : Disobled  addow : Disobled  dow : Disobled  addow : Disobled
Typematic Rate (Chars/Sec) Typematic Delay (Msec) Security Option	: 6 : 250 : Setup	Esc : Quit F1 : Help F5 : Old Values F6 : Load BIOS Defaults F7 : Load Setup Defaults	↑ -> <-: Select Item PgUp/PgDrv+/-: Modify (Shift) F2 : Change Color

#### **Chipset Features Setup**

Moving around the BIOS and Chipset Features Setup programs shown above works the same way as moving around the Standard CMOS Setup program. Users are not encouraged to run the BIOS and Chipset Features Setup programs. Your system should have been fine-tuned before shipping. Improper Setup may cause the system to fail, consult your dealer before making any changes.

The next two table minimum as the settings of the CPU Selector

#### IMISC425 (OSC2) CPU Clock (JK1)

CLK	1-2	3-4	5-6	7-8
80 MHz	Short	Short	Open	Short
66.6 MHz	Open	Short	Open	Short
EOIS trunk	Short	Open	Open	Short
50 MHz	Open	Open	Short	Short
30 MITZ	Open	Short	Open	Open
40 MHz	Short	Open	Short	Short
40 MITZ	Short	Short	Open	Open
33.3 MHz	Short	Open	Open	Open
25 MHz	Open	Open	Short	Open

Table 2-3. IMISC425 CPU Clock Jumper Selection (JK1)

#### VIA VT 8225 (OSC2) CPU Clock (JK1)

CLK	1-2	3-4	5-6	7-8
100 MHz	Open	Short	Open	Short
80 MHz	Open	Open	Short	Short
66.6 MHz	Short	Short	Open	Short
50 MHz	Short	Open	Short	Short
50 MH2	Open	Short	Open	Open
40 MHz	Open	Open	Short	Open
40 MH2	Open	Short	Short	Short
33.3 MHz	Short	Short	Open	Open
25 MHz	Short	Open	Short	Open

Table 2-4. VIA VT 8225 CPU Clock Jumper Selection (JK1)

Chapter 4

## **Award BIOS Setup**

486-GVT comes with the Award BIOS chip that contains the ROM Setup information of your system. This chip serves as an interface between the CPU and the rest of the mainboard's components. This chapter explains the information contained in the Setup program and tells you how to modify the settings according to your system configuration.

#### System Setup

A Setup program, built into the system BIOS, is stored in the CMOS RAM that allows the configuration settings to be changed. This program is executed when:

- User changes system configuration.
- User changes system backup battery.
- System detects a configuration error and asks the user to run the Setup program.
- NOTE: If your mainboard uses the AMI BIOS chip, disregard this chapter. Refer to Chapter 5 instead.

CONNECTOR	PIN OUTS	SIGNAL NAME
J13 Keylock and Power LED Connector	1 2 3,5 4	Power signal Spare Ground Keylock

Table 2-5. Connector Pin Definitions

#### **VESA Bus Connector**

The cache system board provides two high-performance VESA bus connectors, SL14 and SL15, for use with VESA peripherals. These connectors can be utilized for Local bus (SL14) and (SL15).

NOTE: The two VESA Local Bus slot can accommodate either one VESA Master with one VESA Slave or two VESA Slaves.

The following tables give the pin assignments for SL14 and SL15. Side A of the connector are pin outs on the board's component side while Side B are pin outs on the board's solder side. Jumpers JV1 and JV2 give more information on settings on the mainboard and the VL-bus controller.

	CPU Sp	need Select
JV1	1-2	Greater than 33 MHz
3	2-3	Less than or equal to 33 MHz
1	High Sp	eed Write
JV2	1-2	One wait write
	2-3	Zero wait write (default)


 Carefully apply enough pressure to partially seat the chip into the socket.

Ensure that all pins are properly aligned with the connectors and that there are no bent pins. If there are any bent pins, remove the chip, straighten the pin and repeat the process.


Press the chip completely into the socket so that the pins are properly seated.

#### **Cache SRAM Specifications and Settings**

#### 64K Cache SRAM



#### 128K Cache SRAM



CONNECTOR	SIDE A - PINS AND P	IN OUTS	SIDE B - PINS AND PIN OUTS	
OUTAG	01	DAT01	01	DAT00
DAT02	02	DAT03	02	DAT02
DATOI	03, 10, 17, 24, 35, 43, 51	Ground	03 10, 17, 24, 3804	DAT04
0.0004.0	04	DAT05	04	DAT06
DATOS	05	DAT07	05	DAT08
DATOS Bround	06, 14, 22, 28, 30	DAT09	06, 14, 22, 29, 38, 49, 55	Ground
OLYACI	07	DAT11	07	DAT10
DATIO	08	DAT13	08	DAT12
	09	DAT15	09, 20, 32, 57	VCC
VCÇ DAT14	11	DAT17	10	DAT14
	12, 27, 40, 53	VCC	11	DAT16
_ BATTS	13	DAT19	12	DAT18
LATIN	14	DAT21	13	DAT20
OSTAG .	15	DAT23	15	DAT22
DATZZ	16	DAT25	16	DAT24
_ DATZ4 _	18	DAT27	17	DAT26
- 12 P. C.	19	DAT29	18	DAT28
DATER	20	DAT31	19	DAT30
06 J0	21	ADR30	21	ADR31
LUNGA	22	ADR28	23	ADR29
ESWUA	23	ADR26	24	ADR27
SL15 -	25	ADR24	25	ADR25
	26	ADR22	26	ADR23
Local Bus	28	ADR20	27	ADR21
ADRRI	29	ADR18	28	ADR19
ADRIS	30	ADR16	30	ADR17
J APR 17	31	ADR14	31	ADR15
STRUA L	32	ADR12	33	ADR13
ACH IS	33	ADR10	34	ADR11
(189A )	34	ADR08	35	ADR09
601/074	36	ADR06	36	ADR07
LORGA	37	ADR04	37	ADR05
ADROS	38	WBACK#	39	
EP CA	39	BEO#	40	ADR03
SORIJA	41	BE1#	41	ADR02
	42	BE1# BE2#	42	NC RESET#
0.13	44		43	
9.7	45	BE3#		D/C#
FQ:14		ADS#	44	M/IO#
WRW.	48	LRDY#	45	W/R#
MICHORA .	49	LDEVO#	48	RDYRTN#
40 T	50	LREQ#	50	IRQ9
BY 0 4 5	52	LGNT#	51	BRDY#
0 BA26 1	54, 55, 56	ID2, 3, 4	52	BLAST#
r ogt	57	LKEN#	53, 54	ID0, 1
LCUKT	58	LEADS#	56	LCLK0
687381	67		58	LBS16#

Table 2-6. Local Bus Connector Pin Assignment

	BANK 0	BANK 1	BANK 2
TOTAL MEMORY	(30-PIN)	(72-PIN)	(72-PIN)
he holemane She SIN	16M x 4	∏2 1M x 1	16M x 1
cket 's returning clu	16M x 4	16M x 1	1M x 1
garan 84MB il flug	16M x 4	4M x 1	16M x 1
wode astibascan ad	16M x 4	16M x 1	4M x 1
96MB	16M x 4	16M x 1	16M x 1

Table 3-1. DRAM Configurations

#### The 485-Civi can accept eache memory of 64, 128 or 256KB encitable and notices and contract of the 485-Civil and 128 or 256KB

NOTE: Always observe static electricity precautions. See "Handling Precautions" at the start of this manual.

Assuming the 486-GVT has been mounted on your computer system unit, follow the instructions below:

- Locate the SIMM banks on the mainboard. Determine your desired configuration to be installed.
- Insert the SIMM edge connector at a 75 degree angle onto the socket.




Figure 3-2. Installing SIMMs

ned with the corresponding connects as on the

Memory Subsystem

#### **Installing DRAM**

#### SIMM Banks

486-GVT can accommodate on-board memory from 1 to 96MB using SIMMs (Single-In-Line Memory Modules). The mainboard has three memory banks — Bank 0, 1, 2. Each bank can accept either a 256KB, lMB, 4MB, or 16MB SIMM in each socket.

#### **DRAM Configuration**

Memory can be installed in a variety of configurations, as shown in the next table:

TOTAL MEMORY	BANK 0 (30-PIN)	BANK 1 (72-PIN)	BANK 2 (72-PIN)
	256K x 4		
1MB		1M x 1	
i Thank			1M x 1
1000	256K x 4	1M x 1	
2MB		1M x 1	1M x 1
	256K x 4		1M x 1
3MB -	256K x 4	1M x 1	1M x 1
	1M x 4		
4MB		4M x 1	
			4M x 1
	256K x 4	-4M x 1	
	256K x 4		4M x 1
5MB	1M x 4	1M x 1	
	1M x 4	1.1.1.1	1M x 1
		1M x 1	4M x 1
		4M x 1	1M x 1

Table 3 - 1 DRAM Configurations

TOTAL MEMORY	BANK 0	BANK 1	BANK 2
	(30-PIN)	(72-PIN)	(72-PIN)
1 Mb	256K x 4	4M x 1	1M x 1
6MB	256K x 4	1M x 1	4M x 1
chi hal	1M×4	1M x 1	1M x 1
. 1431 - Ex1	1M x 4	4M x 1	
8MB	1M x 4		4M x 1
- 105 S.Y.	65	4M x 1	4M x 1
a Mile II a S	256K x 4	4M x 1	4M x 1
9MB	1M x 4	1M x 1	4M x 1
AMA AA	1M x 4	4M x 1	1M x 1
12MB	1M x 4	4M x 1	4M x 1
P t	4M x 4	M°C.	
16MB		16M x 1	
hills! h > 26	255		16M x 1
ryMr ar	256K x 4	16M x 1	
	256K x 4		16M x 1
17MB	0.7	1M x 1	16M x 1
	i.e.	16M x 1	1M x 1
	4M x 4	1M x 1	
	4M x 4	IM65	1M x 1
	256K x 4	1M x 1	16M x 1
18MB	256K x 4	16M x 1	1M x 1
4.4	4M x 4	1M x 1	1M x 1
Land Ext	1M x 4	16M x 1	
	1M x 4		16M x 1
	4M x 4	4M x 1	
I WE SHOW	411 4		4M x 1
I - Mb b z		4M x 1	16M x 1
1 100	110	16M x 1	4M x 1

Table 3-1. DRAM Configurations (Continued)