PC WARE INTERNATIONAL, INC.

## MB-TRITON W

Processor
Processor Speed
Chip Set
Video Chip Set
Maximum Onboard Memory
Maximum Video Memory
Cache
BIOS
Dimensions
I/O Options

CX M1/AM K5/Pentium
75/90/100/120/133/150/166/180/200MHz
Intel
None
128MB (EDO supported)
None
256/512B
Award
$254 \mathrm{~mm} \times 218 \mathrm{~mm}$
32-bit PCI slots (3), floppy drive interface, green PC connector, IDE interfaces
(2), parallel port, serial ports (2), VRM connector, cache slot

None


Continued on next page. .

## PC WARE INTERNATIONAL, INC.

## MB-TRITON W

continued from previous page

| Cocation |  |  |  |
| :--- | :---: | :--- | :---: |
| Purpose |  | CN1 | Power LED \& keylock |
| Serial port 1 | CN2 | Speaker | Location |
| Serial port 2 | CN3 | IDE interface LED | J11 |
| Parallel port | CN4 | Green PC connector | JP8 |
| Floppy drive interface | CN5 | 32-bit PCI slots | JP9 |
| IDE interface 2 | CN6 | Cache slot | PC1 - PC3 |
| IDE interface 1 | J7 | VRM connector | SL1 |
| External battery | J9 |  | VRM |
| Reset switch |  |  |  |


| USER CONFIGURABLE SETTINGS |  |  |
| :--- | :---: | :---: |
| Function |  | Jumper |
| Battery type select internal | J7 | Closed |
| Battery type select external | J7 | Pins 2 \& 3 closed |
| CMOS memory clear | J7 | Pins 3 \& 4 closed |
| í Flash BIOS voltage select 5v | JP3 | Open |
| Flash BIOS voltage select 12v | JP3 | Closed |
| í Factory configured - do not alter | JP4 | Unidentified |


| DRAM CONFIGURATION |  |  |
| :---: | :---: | :---: |
| Size | Bank 0 | Bank 1 |
| 8MB | (2) $1 \mathrm{M} \times 36$ | None |
| 16MB | (2) $2 \mathrm{M} \times 36$ | None |
| 16 MB | (2) $1 \mathrm{M} \times 36$ | (2) $1 \mathrm{M} \times 36$ |
| 24MB | (2) $2 \mathrm{M} \times 36$ | (2) $1 \mathrm{M} \times 36$ |
| 32 MB | (2) $4 \mathrm{M} \times 36$ | None |
| 32 MB | (2) $2 \mathrm{M} \times 36$ | (2) $2 \mathrm{M} \times 36$ |
| 40MB | (2) $4 \mathrm{M} \times 36$ | (2) $1 \mathrm{M} \times 36$ |
| 48 MB | (2) $4 \mathrm{M} \times 36$ | (2) $2 \mathrm{M} \times 36$ |
| 64 MB | (2) $8 \mathrm{M} \times 36$ | None |
| 64 MB | (2) $4 \mathrm{M} \times 36$ | (2) $4 \mathrm{M} \times 36$ |
| 72 MB | (2) $8 \mathrm{M} \times 36$ | (2) $1 \mathrm{M} \times 36$ |
| 80MB | (2) $8 \mathrm{M} \times 36$ | (2) $2 \mathrm{M} \times 36$ |
| 96 MB | (2) $8 \mathrm{M} \times 36$ | (2) $4 \mathrm{M} \times 36$ |
| 128 MB | (2) $8 \mathrm{M} \times 36$ | (2) $8 \mathrm{M} \times 36$ |
| Note: Board accepts EDO memory. Banks are interchangeable. |  |  |


| Cize |  |  |  | SL1 | TAG |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 256 KB | 256 KB module installed | (1) $8 \mathrm{~K} / 16 \mathrm{~K} / 32 \mathrm{~K} \times 8$ |  |  |  |
| 512 KB | 512 KB module installed | (1) $16 \mathrm{~K} / 32 \mathrm{~K} \times 8$ |  |  |  |
| Note: The location of the TAG is unidentified. |  |  |  |  |  |

## PC WARE INTERNATIONAL, INC.

MB-TRITON W

| CPU SPEED SELECTION (CYRIX) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CPU speed | Clock speed | Multiplier | JP10 | JP11 | JP12 | JP13 | JP14 |
| 120 MHz | 60 MHz | $2 x$ | $1 \& 2$ | Open | Closed | Closed | Open |
| 133 MHz | 66 MHz | $2 x$ | $1 \& 2$ | Closed | Open | Closed | Open |
| 150 MHz | 60 MHz | $2 x$ | $1 \& 2$ | Open | Closed | Closed | Open |
| 166 MHz | 66 MHz | $2 x$ | $1 \& 2$ | Closed | Open | Closed | Open |
| Note: Pins designated should be in the closed position. |  |  |  |  |  |  |  |


| CPU SPEED SELECTION (AMD) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CPU speed | Clock speed | Multiplier | JP10 | JP11 | JP12 | JP13 | JP14 |
| 75 MHz | 50 MHz | $1.5 x$ | $2 \& 3$ | Closed | Closed | Open | Open |
| 90 MHz | 60 MHz | $1.5 x$ | $1 \& 2$ | Open | Closed | Open | Open |
| 100 MHz | 66 MHz | $1.5 x$ | $1 \& 2$ | Closed | Open | Open | Open |
| Note: Pins designated should be in the closed position. |  |  |  |  |  |  |  |


| CPU SPEED SELECTION (INTEL) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CPU speed | Clock speed | Multiplier | JP10 | JP11 | JP12 | JP13 | JP14 |
| 75 MHz | 50 MHz | $1.5 x$ | $2 \& 3$ | Closed | Closed | Open | Open |
| 90 MHz | 60 MHz | $1.5 x$ | $1 \& 2$ | Open | Closed | Open | Open |
| 100 MHz | 66 MHz | $1.5 x$ | $1 \& 2$ | Closed | Open | Open | Open |
| 120 MHz | 60 MHz | $2 x$ | $1 \& 2$ | Open | Closed | Closed | Open |
| 133 MHz | 66 MHz | $2 x$ | $1 \& 2$ | Closed | Open | Closed | Open |
| 150 MHz | 60 MHz | $2.5 x$ | $1 \& 2$ | Open | Closed | Closed | Closed |
| 166 MHz | 66 MHz | $2.5 x$ | $1 \& 2$ | Closed | Open | Closed | Closed |
| 180 MHz | 60 MHz | $3 x$ | $1 \& 2$ | Open | Closed | Open | Closed |
| 200 MHz | 66 MHz | $3 x$ | $1 \& 2$ | Closed | Open | Open | Closed |
| Note: Pins designated should be in the closed position. |  |  |  |  |  |  |  |

CPU VOLTAGE SELECTION

| CPU VOLTAGE SELECTION |  |  |
| :---: | :---: | :---: |
| Voltage | J8 |  |
| í $3.3 \mathrm{v}(\mathrm{STD} / \mathrm{VR})$ | Pins 2 \& 3 closed |  |
| $3.5 \mathrm{v}(\mathrm{VRE})$ | Pins 1 \& 2 closed |  |


| DMA CHANNEL SELECTION |  |  |
| :---: | :---: | :---: |
| Channel | JP1 | JP2 |
| í 1 | Pins 1 \& 2 closed | Pins 1 \& 2 closed |
| 3 | Pins 2 \& 3 closed | Pins 2 \& 3 closed |

