


ADVANCED INTEGRATION RESEARCH, INC.

486SH REV. 3.12

Processor	80486SX/80487SX/80486DX/ODP486SX/AM486DX2/80486DX2/AM486DX4/ 80486DX4/Pentium Overdrive
Processor Speed	25/33/40/50(internal)/50/66(internal)75(internal)/100(internal)MHz
Chip Set	SIS
Max. Onboard DRAM	128MB
Cache	128/256/512KB
BIOS	AMI
Dimensions	254mm x 218mm
I/O Options	32-bit VESA local bus slots (3)
NPU Options	None



CONNECTIONS			
Purpose	Location	Purpose	Location
Power LED & keylock	J1	Speaker	J4
Reset switch	J2	Turbo LED	J5
Turbo switch	J3	32-bit VESA local bus slots	SL1 - SL3

Continued on next page. . .

ADVANCED INTEGRATION RESEARCH, INC.

486SH REV. 3.12

... continued from previous page

USER CONFIGURABLE SETTINGS		
Function	Jumper	Position
Turbo enabled	J3	pins 2 & 3 closed
Turbo disabled	J3	pins 1 & 2 closed
í CMOS memory normal operation	JP16	pins 1 & 2 closed
CMOS memory clear	JP16	pins 2 & 3 closed
í Monitor type select VGA/EGA/monochrome	JP17	Open
Monitor type select CGA	JP17	Closed

DRAM CONFIGURATION				
Size	Bank 0	Bank 1	Bank 2	Bank 3
2MB	(1) 512K x 36	NONE	NONE	NONE
4MB	(1) 512K x 36	NONE	(1) 512K x 36	NONE
4MB	(1) 1M x 36	NONE	NONE	NONE
6MB	(1) 512K x 36	NONE	(1) 1M x 36	NONE
8MB	(1) 512K x 36	(1) 1M x 36	(1) 512K x 36	NONE
8MB	(1) 1M x 36	NONE	(1) 1M x 36	NONE
8MB	(1) 2M x 36	NONE	NONE	NONE
12MB	(1) 512K x 36	(1) 1M x 36	(1) 512K x 36	(1) 1M x 36
12MB	(1) 1M x 36	(1) 1M x 36	(1) 1M x 36	NONE
16MB	(1) 1M x 36	(1) 1M x 36	(1) 1M x 36	(1) 1M x 36
16MB	(1) 2M x 36	NONE	(1) 2M x 36	NONE
16MB	(1) 4M x 36	NONE	NONE	NONE
18MB	(1) 512K x 36	NONE	(1) 4M x 36	NONE
20MB	(1) 512K x 36	(1) 4M x 36	(1) 512K x 36	NONE
20MB	(1) 1M x 36	NONE	(1) 4M x 36	NONE
24MB	(1) 512K x 36	(1) 1M x 36	(1) 512K x 36	(1) 4M x 36
24MB	(1) 1M x 36	(1) 4M x 36	(1) 1M x 36	NONE
24MB	(1) 2M x 36	(1) 2M x 36	(1) 2M x 36	NONE
32MB	(1) 2M x 36	(1) 2M x 36	(1) 2M x 36	(1) 2M x 36
32MB	(1) 4M x 36	NONE	(1) 4M x 36	NONE
32MB	(1) 8M x 36	NONE	NONE	NONE
36MB	(1) 512K x 36	(1) 4M x 36	(1) 512K x 36	(1) 4M x 36
36MB	(1) 1M x 36	(1) 4M x 36	(1) 4M x 36	NONE
36MB	(1) 1M x 36	NONE	(1) 8M x 36	NONE
40MB	(1) 1M x 36	(1) 4M x 36	(1) 1M x 36	(1) 4M x 36
40MB	(1) 1M x 36	(1) 8M x 36	(1) 1M x 36	NONE
48MB	(1) 4M x 36	(1) 4M x 36	(1) 4M x 36	NONE
48MB	(1) 4M x 36	NONE	(1) 8M x 36	NONE
64MB	(1) 4M x 36	(1) 4M x 36	(1) 4M x 36	(1) 4M x 36
64MB	(1) 16M x 36	NONE	NONE	NONE
64MB	(1) 4M x 36	(1) 8M x 36	(1) 4M x 36	NONE
64MB	(1) 8M x 36	NONE	(1) 8M x 36	NONE
68MB	(1) 1M x 36	NONE	(1) 16M x 36	NONE
68MB	(1) 1M x 36	(1) 8M x 36	(1) 8M x 36	NONE

Continued on next page...

ADVANCED INTEGRATION RESEARCH, INC.

486SH REV. 3.12

... continued from previous page

DRAM CONFIGURATION (CON'T)				
Size	Bank 0	Bank 1	Bank 2	Bank 3
72MB	(1) 1M x 36	(1) 16M x 36	(1) 1M x 36	NONE
72MB	(1) 1M x 36	(1) 8M x 36	(1) 1M x 36	(1) 8M x 36
80MB	(1) 4M x 36	NONE	(1) 16M x 36	NONE
80MB	(1) 4M x 36	(1) 8M x 36	(1) 8M x 36	NONE
96MB	(1) 4M x 36	(1) 16M x 36	(1) 4M x 36	NONE
96MB	(1) 4M x 36	(1) 8M x 36	(1) 4M x 36	(1) 8M x 36
96MB	(1) 8M x 36	(1) 8M x 36	(1) 8M x 36	NONE
128MB	(1) 16M x 36	NONE	(1) 16M x 36	NONE
128MB	(1) 8M x 36	(1) 8M x 36	(1) 8M x 36	(1) 8M x 36

CACHE CONFIGURATION			
Size	Bank 0	Bank 1	TAG
128KB	(4) 32K x 8	NONE	(1) 32K x 8
256KB (A)	(4) 32K x 8	(4) 32K x 8	(1) 32K x 8
256KB (B)	(4) 64K x 8	NONE	(1) 32K x 8
512KB	(4) 128K x 8	NONE	(1) 32K x 8

Note: The orientation of Banks 0 & 1 are unidentified.

CACHE JUMPER CONFIGURATION					
Size	JP1	JP2	JP3	JP4	JP33
128KB	1 & 2	1 & 2	1 & 2, 3 & 4	1 & 2	2 & 3
256KB (A)	2 & 3	2 & 3	2 & 3, 4 & 5	1 & 2	2 & 3
256KB (B)	1 & 2	2 & 3	1 & 2, 3 & 4	1 & 2	1 & 2
512KB	1 & 2	2 & 3	1 & 2, 3 & 4	2 & 3	2 & 3

Note: The location of JP33 is unidentified. Pins designated should be in the closed position.

CPU TYPE CONFIGURATION					
Type	JP8	JP9	JP11	JP30	JP36
80486SX	2 & 3	Open	Open	Open	1 & 3, 2 & 4
80487SX	1 & 2	Closed	2 & 3	Open	1 & 3, 2 & 4
ODP486SX	1 & 2	Closed	2 & 3	Open	1 & 3, 2 & 4
80486DX	1 & 2	Closed	3 & 4	Open	1 & 3, 2 & 4
AM486DX2	1 & 2	Closed	3 & 4	Open	3 & 5, 4 & 6
80486DX2	1 & 2	Closed	3 & 4	Open	1 & 3, 2 & 4
AM486DX4	1 & 2	Closed	3 & 4	Closed	3 & 5, 4 & 6
80486DX4	1 & 2	Closed	3 & 4	Open	3 & 5, 4 & 6
P24T	1 & 2	Closed	2 & 3	Open	1 & 3, 2 & 4

Note: The location of JP30 is unidentified. Pins designated should be in the closed position.

Continued on next page...

ADVANCED INTEGRATION RESEARCH, INC.
486SH REV. 3.12*... continued from previous page*

CPU SPEED CONFIGURATION				
Speed	JP5	JP6	JP7	JP29
25MHz	Closed	Closed	Open	pins 1 & 2 closed
33MHz	Open	Closed	Closed	pins 1 & 2 closed
40MHz	Closed	Open	Open	pins 2 & 3 closed
50iMHz	Closed	Closed	Open	pins 1 & 2 closed
50MHz	Open	Open	Closed	pins 2 & 3 closed
66iMHz	Open	Closed	Closed	pins 1 & 2 closed
75iMHz	Closed	Closed	Open	pins 1 & 2 closed
100iMHz	Open	Closed	Closed	pins 2 & 3 closed