TMC RESEARCH CORPORATION PAT48PG (VER. 2.0)/PAT48PG4 (VER. 1.0C)

80486SX/SL80486SX/CX486DX/80486DX/SL80486DX/80486DX2/ **Processor**

SL80486DX2/80486DX4/Pentium Overdrive


25/33/40/50(internal)/50/66(internal)/75(internal)/80(internal)/83(internal) **Processor Speed**

100(internal)MHz

Chip Set OPTI Max. Onboard DRAM 128MB Cache 128/256KB **BIOS** Unidentified **Dimensions** 254mm x 218mm

I/O Options 32-bit VESA local bus slots (3), green PC connector

NPU Options None



CONNECTIONS				
Purpose	Location	Purpose	Location	
External battery	J3	Reset switch	J7 pins 9 & 19	
Green PC LED	J5	IDE interface LED	J7 pins 10 & 20	
IDE interface LED	J6	Power LED & keylock	J7 pins 11 - 15	
Speaker	J7 pins 1 - 4	Green PC connector	J8	
Turbo switch	J7 pins 7 & 17	32-bit VESA local bus slots	SL1 - SL3	
Turbo LED	J7 pins 8 & 18			

Continued on next page. . .

TMC RESEARCH CORPORATION PAT48PG (VER. 2.0)/PAT48PG4 (VER. 1.0C)

. . . continued from previous page

USER CONFIGURABLE SETTINGS				
Function	Jumper	Position		
í Monitor type select color	JP1	Closed		
Monitor type select monochrome	JP1	Open		
í CMOS memory normal operation	JP2	pins 2 & 3 closed		
CMOS memory clear	JP2	pins 1 & 2 closed		
Battery type select external	JP2	Open		
í Factory configured - do not alter	JP10	N/A		
í Factory configured - do not alter	JP11	N/A		
í Factory configured - do not alter	W1	N/A		

		DRAM CONFIGURATION	N	
Size	Bank 0	Bank 1	Bank 2	Bank 3
4MB	(1) 1M x 36	NONE	NONE	NONE
8MB	(1) 1M x 36	(1) 1M x 36	NONE	NONE
8MB	(1) 1M x 36	NONE	(1) 1M x 36	NONE
8MB	(1) 2M x 36	NONE	NONE	NONE
12MB	(1) 1M x 36	NONE	(1) 1M x 36	(1) 1M x 36
16MB	(1) 1M x 36	(1) 1M x 36	(1) 1M x 36	(1) 1M x 36
16MB	(1) 4M x 36	NONE	NONE	NONE
16MB	(1) 2M x 36	NONE	(1) 2M x 36	NONE
20MB	(1) 1M x 36	(1) 4M x 36	NONE	NONE
32MB	(1) 4M x 36	(1) 4M x 36	NONE	NONE
32MB	(1) 8M x 36	NONE	NONE	NONE
64MB	(1) 4M x 36	(1) 4M x 36	(1) 4M x 36	(1) 4M x 36
64MB	(1) 16M x 36	NONE	NONE	NONE
64MB	(1) 8M x 36	NONE	(1) 8M x 36	NONE
128MB	(1) 16M x 36	(1) 16M x 36	NONE	NONE

CACHE CONFIGURATION				
Size Bank 0 Bank 1 TAG				
128KB	(4) 32K x 8	NONE	(1) 8K x 8	
256KB	(4) 32K x 8	(4) 32K x 8	(1) 16K x 8 or (1) 32K x 8	

	CACHE JUMPER CONFIGURATION	
Size	JP6	JP7
128KB	pins 1 & 2 closed	pins 1 & 2 closed
256KB	pins 2 & 3 closed	pins 2 & 3 closed

CACHE TYPE CONFIGURATION				
Type	JP15	JP16		
Write back	Closed	pins 2 & 3 closed		
Write through	Open	Open		

Continued on next page. . .

TMC RESEARCH CORPORATION PAT48PG (VER. 2.0)/PAT48PG4 (VER. 1.0C)

. . . continued from previous page

CPU TYPE CONFIGURATION					
Type	RNA1	RNA2	RNA3	RNA4	W8
80486SX	Not installed	Not installed	Installed	Not installed	Closed
CX486DX	Not installed	Not installed	Not installed	Installed	Closed
80486DX	Installed	Not installed	Not installed	Not installed	Closed
80486DX2	Installed	Not installed	Not installed	Not installed	Closed
80486DX4	Installed	Not installed	Not installed	Not installed	Open
P24T	Not installed	Installed	Not installed	Not installed	Closed
Note: The 80486DX4 is only available on the PAT48PG4.					

CPU TYPE CONFIGURATION					
Туре	Type RNB1 RNB2 RNB3				
Cyrix series	Not installed	Not installed	Installed		
80486 series	Installed	Not installed	Not installed		
SL80486 series	Not installed	Installed	Not installed		

CPU SPEED CONFIGURATION					
Speed	JP5	JP12	JP13	JP14	
25MHz	1 & 2, 5 & 6	1 & 2	Open	Open	
33MHz	1 & 2, 3 & 4	1 & 2	Open	Open	
40MHz	3 & 4, 5 & 6, 7 & 8	2 & 3	Open	Closed	
50iMHz	1 & 2, 5 & 6	1 & 2	Open	Open	
50MHz	1 & 2, 5 & 6, 7 & 8	2 & 3	Closed	Closed	
66iMHz	1 & 2, 3 & 4	1 & 2	Open	Open	
75iMHz	1 & 2, 5 & 6	1 & 2	Open	Open	
80iMHz	3 & 4, 5 & 6, 7 & 8	2 & 3	Open	Closed	
83iMHz	1 & 2, 3 & 4	1 & 2	Open	Open	
100iMHz	1 & 2, 3 & 4	1 & 2	Open	Open	
Note: Pins designated should be in the closed position.					