


# ADVANCED INTEGRATION RESEARCH, INC.

## 486VP REV. 1.0

<b>Processor</b>	80486SX/80487SX/80486DX/80486DX2/80486DX4/Pentium Overdrive
<b>Processor Speed</b>	25/33/40/50(internal)/50/66(internal)/75(internal)/100(internal)MHz
<b>Chip Set</b>	Unidentified
<b>Max. Onboard DRAM</b>	32MB
<b>Cache</b>	256/512/1024KB
<b>BIOS</b>	Award
<b>Dimensions</b>	330mm x 218mm
<b>I/O Options</b>	32-bit VESA local bus slots (2), 32-bit PCI slots (4), green PC connector
<b>NPU Options</b>	None



CONNECTIONS			
Purpose	Location	Purpose	Location
External battery	JP1	Reset switch	JP45
Green PC connector	JP3	Turbo LED	JP46
Green PC connector	JP39	Turbo switch	JP47
Speaker	JP43	32-bit PCI slots	PC1 - PC4
Power LED & keylock	JP44	32-bit VESA local bus slots	SL1 & SL2

Note: The location of jumpers JP3 & JP39 are unidentified.

Continued on next page. . .

# ADVANCED INTEGRATION RESEARCH, INC.

## 486VP REV. 1.0

... continued from previous page

USER CONFIGURABLE SETTINGS		
Function	Jumper	Position
í Factory configured - do not alter	JP06	N/A
í CMOS memory normal operation	JP2	pins 1 & 2 closed
CMOS memory clear	JP2	pins 2 & 3 closed
í Monitor type select monochrome/EGA/VGA	JP5	Open
Monitor type select CGA	JP5	Closed
í Factory configured - do not alter	JP6	Open
í Factory configured - do not alter	JP9	pins 2 & 3 closed
í Factory configured - do not alter	JP10A	Open
í Factory configured - do not alter	JP10B	Open
í Factory configured - do not alter	JP10C	Open
í Factory configured - do not alter	JP10D	Open
í Factory configured - do not alter	JP10E	Open
í Factory configured - do not alter	JP11	pins 2 & 3 closed
í Flash BIOS programming mode select normal operation	JP12	pins 1 & 2 closed
Flash BIOS programming mode select programming mode	JP12	pins 2 & 3 closed
í Factory configured - do not alter	JP29	pins 2 & 3 closed
í Factory configured - do not alter	JP30	pins 2 & 3 closed
í Factory configured - do not alter	JP31	pins 2 & 3 closed
í Factory configured - do not alter	JP32	pins 2 & 3 closed
í Factory configured - do not alter	JP34	Closed
í Factory configured - do not alter	JP35	pins 1 & 2 closed
í Factory configured - do not alter	JP36	pins 1 & 2 closed
í Factory configured - do not alter	JP38	1 & 2, 4 & 5, 7 & 8, 11 & 12
í Factory configured - do not alter	JP40	Open
í Factory configured - do not alter	JP41	pins 1 & 2 closed
í Factory configured - do not alter	JP42	Open
í Factory configured - do not alter	JP50	Open
í Factory configured - do not alter	JP51	Open
í Factory configured - do not alter	JP53	pins 1 & 2, 3 & 4 closed
í Factory configured - do not alter	JP54	pins 1 & 2, 3 & 4 closed
í Factory configured - do not alter	JP55	Open
í Factory configured - do not alter	JP56	Open
í Factory configured - do not alter	JP57	pins 1 & 2 closed
í Factory configured - do not alter	JP58	pins 2 & 3 closed
í Factory configured - do not alter	JP59	pins 1 & 2 closed
í Factory configured - do not alter	JP60	pins 1 & 2 closed
í Factory configured - do not alter	JP63	Open
í Factory configured - do not alter	JP64	pins 1 & 2 closed
í Factory configured - do not alter	JP65	pins 1 & 2 closed
í Factory configured - do not alter	JP66	pins 1 & 2 closed
í Factory configured - do not alter	JP67	Open
í Factory configured - do not alter	JP68	pins 1 & 2 closed

Continued on next page. . .

# ADVANCED INTEGRATION RESEARCH, INC.

## 486VP REV. 1.0

... continued from previous page

USER CONFIGURABLE SETTINGS (CON'T)		
Function	Jumper	Position
í Factory configured - do not alter	JP70	pins 2 & 3 closed
í Factory configured - do not alter	JP71	Open
í Factory configured - do not alter	JP81	Closed

Note: The location of jumpers JP6, JP10A, JP10B, JP10C, JP10D, JP29, JP30, JP31, JP32, JP36, JP40, JP41, JP42, JP50, JP51, JP53, JP54, JP55, JP56, JP57, JP58, JP63, JP64, JP65, JP66, JP67, JP68, JP70 & JP71 are unidentified.

DRAM CONFIGURATION				
Size	Bank 0	Bank 1	Bank 2	Bank 3
2MB	(4) 256K x 9	NONE	NONE	(1) 256K x 36
4MB	(4) 1M x 9	NONE	NONE	NONE
4MB	NONE	NONE	(1) 1M x 36	NONE
8MB	(4) 1M x 9	(4) 1M x 9	NONE	NONE
8MB	NONE	NONE	(1) 1M x 36	(1) 1M x 36
8MB	NONE	NONE	(1) 2M x 36	NONE
8MB	(4) 1M x 9	NONE	NONE	(1) 1M x 36
16MB	(4) 4M x 9	NONE	NONE	NONE
16MB	NONE	NONE	(1) 4M x 36	NONE
20MB	(4) 1M x 9	(4) 4M x 9	NONE	NONE
20MB	NONE	NONE	(1) 1M x 36	(1) 4M x 36
20MB	(4) 1M x 9	NONE	NONE	(1) 4M x 36
32MB	(4) 4M x 9	(4) 4M x 9	NONE	NONE
32MB	NONE	NONE	(1) 4M x 36	(1) 4M x 36
32MB	NONE	NONE	(1) 8M x 36	NONE
32MB	(4) 4M x 9	NONE	NONE	(1) 4M x 36

DRAM JUMPER CONFIGURATION				
Size	JP22	JP23	JP24	JP25
2MB	pins 1 & 2 closed	pins 2 & 3 closed	pins 1 & 2 closed	pins 2 & 3 closed
4MB	pins 1 & 2 closed	pins 1 & 2 closed	pins 2 & 3 closed	pins 2 & 3 closed
4MB	pins 2 & 3 closed	pins 2 & 3 closed	pins 1 & 2 closed	pins 1 & 2 closed
8MB	pins 1 & 2 closed	pins 1 & 2 closed	pins 2 & 3 closed	pins 2 & 3 closed
8MB	pins 2 & 3 closed	pins 2 & 3 closed	pins 1 & 2 closed	pins 1 & 2 closed
8MB	pins 2 & 3 closed	pins 2 & 3 closed	pins 1 & 2 closed	pins 1 & 2 closed
8MB	pins 1 & 2 closed	pins 2 & 3 closed	pins 1 & 2 closed	pins 2 & 3 closed
16MB	pins 1 & 2 closed	pins 1 & 2 closed	pins 2 & 3 closed	pins 2 & 3 closed
16MB	pins 2 & 3 closed	pins 2 & 3 closed	pins 1 & 2 closed	pins 1 & 2 closed
20MB	pins 1 & 2 closed	pins 1 & 2 closed	pins 2 & 3 closed	pins 2 & 3 closed
20MB	pins 2 & 3 closed	pins 2 & 3 closed	pins 1 & 2 closed	pins 1 & 2 closed
20MB	pins 1 & 2 closed	pins 2 & 3 closed	pins 1 & 2 closed	pins 2 & 3 closed
32MB	pins 1 & 2 closed	pins 1 & 2 closed	pins 2 & 3 closed	pins 2 & 3 closed
32MB	pins 2 & 3 closed	pins 2 & 3 closed	pins 1 & 2 closed	pins 1 & 2 closed
32MB	pins 2 & 3 closed	pins 2 & 3 closed	pins 1 & 2 closed	pins 1 & 2 closed
32MB	pins 1 & 2 closed	pins 2 & 3 closed	pins 1 & 2 closed	pins 2 & 3 closed

Continued on next page...

**ADVANCED INTEGRATION RESEARCH, INC.**  
**486VP REV. 1.0**

... continued from previous page

CACHE CONFIGURATION			
Size	Bank 0	Bank 1	TAG
256KB	(4) 32K x 8	(4) 32K x 8	(1) 32K x 8
512KB	NONE	(4) 128K x 8	(1) 32K x 8
1MB	(4) 128K x 8	(4) 128K x 8	(1) 128K x 8

CACHE JUMPER CONFIGURATION			
Size	JP20	JP21	JP62
256KB	pins 1 & 2 closed	pins 1 & 2 closed	Open
512KB	pins 2 & 3 closed	pins 2 & 3 closed	Open
1MB	pins 2 & 3 closed	Open	pins 2 & 3 closed

CPU TYPE CONFIGURATION						
Type	JP15	JP18	JP19	JP37	JP52	JP69
80486SX	1 & 2	2 & 3	Open	Open	Open	Open
80487SX	1 & 2	1 & 2, 3 & 4	Open	1 & 2	Open	Open
80486DX	1 & 2	1 & 2, 3 & 4	Open	2 & 3	Open	Open
80486DX2	1 & 2	1 & 2, 3 & 4	Open	2 & 3	Open	Open
80486DX4	1 & 2	1 & 2, 3 & 4	Open	2 & 3	Open	Open
P24T	1 & 2	1 & 2, 3 & 4	Open	1 & 2	Open	Open

Note: Pins designated should be in the closed position.

CPU SPEED CONFIGURATION					
Speed	JP7	JP8	JP8A	JP13	JP26
25MHz	Closed	1 & 2	2 & 3	Open	Closed
33MHz	Open	1 & 2	2 & 3	Open	Closed
40MHz	Open	2 & 3	1 & 2	Closed	Open
50iMHz	Closed	1 & 2	2 & 3	Open	Closed
50MHz	Open	2 & 3	1 & 2	Closed	Open
66iMHz	Open	1 & 2	2 & 3	Open	Closed
75iMHz	Closed	1 & 2	2 & 3	Open	Closed
100iMHz	Open	1 & 2	2 & 3	Open	Closed

Note: Pins designated should be in the closed position.

CPU SPEED CONFIGURATION				
Speed	JP27	JP28	JP33	JP61
25MHz	pins 1 & 2 closed	pins 2 & 3 closed	Open	pins 2 & 3 closed
33MHz	pins 2 & 3 closed	pins 1 & 2 closed	Open	pins 2 & 3 closed
40MHz	pins 1 & 2 closed	pins 2 & 3 closed	Closed	pins 1 & 2 closed
50iMHz	pins 1 & 2 closed	pins 2 & 3 closed	Open	pins 2 & 3 closed
50MHz	pins 2 & 3 closed	pins 1 & 2 closed	Closed	pins 1 & 2 closed
66iMHz	pins 2 & 3 closed	pins 1 & 2 closed	Open	pins 2 & 3 closed
75iMHz	Open	Open	Open	pins 2 & 3 closed
100iMHz	pins 2 & 3 closed	pins 2 & 3 closed	Open	pins 2 & 3 closed

Continued on next page. . .

ADVANCED INTEGRATION RESEARCH, INC.  
486VP REV. 1.0

... continued from previous page

CPU VOLTAGE CONFIGURATION	
Voltage	JP80
3.3v	pins 1 & 3, 2 & 4 closed
5v	pins 3 & 5, 4 & 6 closed

PCI IRQ CONFIGURATION						
IRQ	JP10F	JP10G	JP10H	JP10I	JP10J	JP10K
IRQ9	1 & 2	Open	Open	Open	Open	Open
IRQ10	Open	1 & 2	Open	Open	Open	Open
IRQ11	Open	Open	1 & 2	Open	Open	Open
IRQ12	Open	Open	Open	1 & 2	Open	Open
IRQ14	Open	Open	Open	Open	Open	2 & 4
IRQ15	Open	Open	Open	Open	1 & 2	Open

Note: Pins designated should be in the closed position. The location of JP10J is unidentified.