
Processor	CXM6/AM486SX/SL80486/80486SX/CXM7/AM486DX/80486DX/80486DX2/ P24C/P24D/Pentium Overdrive
Processor Speed	25/33/40/50(internal)/50/66(internal)MHz
Chip Set	Symphony
Max. Onboard DRAM	128MB
Cache	64/128/256/512/1024KB
BIOS	AMI/Phoenix
Dimensions	330mm x 218mm
I/O Options	32-bit VESA local bus slots (3), green PC connector
NPU Options	None



CONNECTIONS				
Purpose	Location	Purpose	Location	
Power LED & keylock	CN1	Turbo LED	CN5	
Speaker	CN2	Green PC connector	JP15	
Turbo switch	CN3	32-bit VESA local bus slots	SL1 - SL3	
Reset switch	CN4			

... continued from previous page

USER CONFIGURABLE SETTINGS			
Function	Jumper	Position	
Í Factory configured - do not alter	J27	N/A	
É Factory configured - do not alter	J28	N/A	
É Factory configured - do not alter	J29	N/A	
É Factory configured - do not alter	J30	N/A	
Í Factory configured - do not alter	J31	N/A	
í Factory configured - do not alter	J32	N/A	
í Factory configured - do not alter	J33	N/A	
í Factory configured - do not alter	J34	N/A	
í Factory configured - do not alter	JP3	N/A	
I Factory configured - do not alter	JP9	N/A	
Parity check enabled	JP16	pins 1 & 2 closed	
Parity check disabled	JP16	pins 2 & 3 closed	
^í Monitor type select color	JP17	Closed	
Monitor type select monochrome	JP17	Open	
I BIOS type select normal	JP18	pins 1 & 2 closed	
BIOS type select flash	JP18	pins 2 & 3 closed	
í Factory configured - do not alter	JP19	N/A	
í Factory configured - do not alter	JP22	N/A	
Í Factory configured - do not alter	JP28	N/A	
í Factory configured - do not alter	JP29	N/A	
⊥ Factory configured - do not alter	JP30	N/A	
í Factory configured - do not alter	JP31	N/A	
Note: The location of jumpers JP9, JP28, JP29, JP30 & JP31 ar	e unidentified.		

		DRAM CONFIGURATION	Ν	
Size	Bank 0	Bank 1	Bank 2	Bank 3
1MB	(1) 256K x 36	NONE	NONE	NONE
4MB	(1) 512K x 36	(1) 512K x 36	NONE	NONE
4MB	(1) 1M x 36	NONE	NONE	NONE
8MB	(1) 1M x 36	(1) 1M x 36	NONE	NONE
8MB	(1) 2M x 36	NONE	NONE	NONE
16MB	(1) 4M x 36	NONE	NONE	NONE
16MB	(1) 1M x 36	(1) 1M x 36	(1) 1M x 36	(1) 1M x 36
32MB	(1) 4M x 36	(1) 4M x 36	NONE	NONE
32MB	(1) 2M x 36	(1) 2M x 36	(1) 2M x 36	(1) 2M x 36
64MB	(1) 8M x 36	(1) 8M x 36	NONE	NONE
64MB	(1) 4M x 36	(1) 4M x 36	(1) 4M x 36	(1) 4M x 36
96MB	(1) 8M x 36	(1) 8M x 36	(1) 4M x 36	(1) 4M x 36
128MB	(1) 8M x 36	(1) 8M x 36	(1) 8M x 36	(1) 8M x 36

... continued from previous page

	CACHE CONFIGURATION				
Size	Bank 0	Bank 1	TAG		
64KB	(4) 8K x 8	(4) 8K x 8	(2) 8K x 8		
128KB	(4) 32K x 8	NONE	(2) 8K x 8		
256KB	(4) 32K x 8	(4) 32K x 8	(2) 32K x 8		
512KB	(4) 128K x 8	NONE	(2) 32K x 8		
1MB	(4) 128K x 8	(4) 128K x 8	(2) 128K x 8		

	CACHE JUMPER CONFIGURATION					
Size	JD1	JD2	JT1	JT2	JT3	
64KB	2 & 3	2&3	1&2	1&2	1&2	
128KB	1 & 2	1&2	2&3	1&2	1&2	
256KB	2 & 3	2&3	2&3	2&3	1&2	
512KB	512KB 1&2 1&2 2&3 2&3 2&3					
1MB 2&3 2&3 2&3 2&3 2&3						
Note: Pins desig	Note: Pins designated should be in the closed position.					

		CPU TYPE CO	NFIGURATION		
Туре	JP1	JP2	JP4	JP5	JP6
CXM6 1x	Open	Open	Open	2 & 3	Closed
CXM6 2x	Open	Open	Open	2 & 3	Closed
AM486SX (WT)	Open	Closed	Open	2 & 3	Closed
AM486SX (WB)	Closed	Closed	Open	2 & 3	Closed
SL80486	Open	Closed	Open	1 & 2	Closed
80486SX	Open	Open	Open	2 & 3	Closed
AM486DX (WT)	Open	Closed	Open	2 & 3	Closed
AM486DX (WB)	Closed	Closed	Closed	2 & 3	Closed
CXM7 1x	Open	Open	Open	1 & 2	Closed
CXM7 2x	Open	Open	Open	1 & 2	Closed
80486DX	Open	Open	Open	1 & 2	Closed
80486DX2	Open	Open	Open	1 & 2	Closed
P24C 2x	Open	Closed	Open	1 & 2	Closed
P24C 3x	Open	Closed	Open	1 & 2	Closed
P24D (WT)	Open	Closed	Open	1 & 2	Closed
P24D (WB)	Closed	Closed	Closed	1 & 2	Closed
P24T 2x (WT)	Open	Closed	Open	1 & 2	Open
P24T 2x (WB)	Closed	Closed	Closed	1 & 2	Open
P24T 3x (WT)	Open	Closed	Open	1 & 2	Open
P24T 3x (WB)	Closed	Closed	Closed	1 & 2	Open
Note: Pins desig	nated should be in t	he closed position.			

... continued from previous page

	CPU TYPE CONFIGURATION (CON'T)				
Туре	JP7	JP8	JP10	JP11	JP12
CXM6 1x	1&2	Closed	Open	Open	Open
CXM6 2x	1&2	Closed	Open	Open	Closed
AM486SX (WT)	Open	Open	Open	Open	Open
AM486SX (WB)	Open	Open	Open	Open	Open
SL80486	Open	Open	Open	1&2	Open
80486SX	Open	Open	Open	Open	Open
AM486DX (WT)	Open	Open	Open	1&2	Open
AM486DX (WB)	Open	Open	Open	1&2	Open
CXM7 1x	1&2	Closed	Open	1&2	Open
CXM7 2x	1&2	Closed	Open	1&2	Closed
80486DX	Open	Open	Open	1&2	Open
80486DX2	Open	Open	Open	1&2	Open
P24C 2x	Open	Open	1 & 2	2&3	Open
P24C 3x	Open	Open	Open	2&3	Open
P24D (WT)	2&3	Open	Open	1&2	Open
P24D (WB)	2&3	Open	Open	1&2	Open
P24T 2x (WT)	Open	Open	1 & 2	2&3	Open
P24T 2x (WB)	Open	Open	1 & 2	2&3	Open
P24T 3x (WT)	Open	Open	Open	2&3	Open
P24T 3x (WB)	Open	Open	Open	2&3	Open
Note: Pins desig	nated should be in t	he closed position.			

CPU TYPE CONFIGURATION (CON'T)					
Туре	JP13	JP23	JP24	JP41	JP42
CXM6 1x	Closed	Closed	Closed	Open	Open
CXM6 2x	Closed	Closed	Closed	Open	Open
AM486SX (WT)	Open	Open	Open	2&3	2 & 3
AM486SX (WB)	Open	Open	Open	2&3	2&3
SL80486	Open	Open	Open	Open	Open
80486SX	Open	Closed	Closed	Open	Open
AM486DX (WT)	Open	Open	Open	2&3	2 & 3
AM486DX (WB)	Open	Open	Open	2&3	2 & 3
CXM7 1x	Closed	Closed	Closed	Open	Open
CXM7 2x	Closed	Closed	Closed	Open	Open
80486DX	Open	Closed	Closed	Open	Open
80486DX2	Open	Closed	Closed	Open	Open
P24C 2x	Open	Open	Open	Open	Open
P24C 3x	Open	Open	Open	Open	Open
P24D (WT)	Open	Open	Open	1&2	1&2
P24D (WB)	Open	Open	Open	1&2	1&2
P24T 2x (WT)	Open	Open	Open	Open	Open
P24T 2x (WB)	Open	Open	Open	Open	Open
P24T 3x (WT)	Open	Open	Open	Open	Open
P24T 3x (WB)	Open	Open	Open	Open	Open
Note: Pins desig	nated should be in t	he closed position.			

... continued from previous page

CPU TYPE CONFIGURATION (CON'T)				
Туре	RN1	RN2		
CXM6 1x	Open	Open		
CXM6 2x	Open	Open		
AM486SX (WT)	Open	1 & 2, 3 & 4, 5 & 6, 7 & 8		
AM486SX (WB)	Open	1 & 2, 3 & 4, 5 & 6, 7 & 8		
SL80486	1 & 2, 3 & 4, 5 & 6, 7 & 8	1 & 2, 3 & 4, 5 & 6, 7 & 8		
80486SX	Open	Open		
AM486DX (WT)	1 & 2, 3 & 4, 5 & 6, 7 & 8	1 & 2, 3 & 4, 5 & 6, 7 & 8		
AM486DX (WB)	1 & 2, 3 & 4, 5 & 6, 7 & 8	1 & 2, 3 & 4, 5 & 6, 7 & 8		
CXM7 1x	1 & 2, 3 & 4, 5 & 6, 7 & 8	Open		
CXM7 2x	1 & 2, 3 & 4, 5 & 6, 7 & 8	Open		
80486DX	1 & 2, 3 & 4, 5 & 6, 7 & 8	Open		
80486DX2	1 & 2, 3 & 4, 5 & 6, 7 & 8	Open		
P24C 2x	1 & 2, 3 & 4, 5 & 6, 7 & 8	1 & 2, 3 & 4, 5 & 6, 7 & 8		
P24C 3x	1 & 2, 3 & 4, 5 & 6, 7 & 8	1 & 2, 3 & 4, 5 & 6, 7 & 8		
P24D (WT)	1 & 2, 3 & 4, 5 & 6, 7 & 8	1 & 2, 3 & 4, 5 & 6, 7 & 8		
P24D (WB)	1 & 2, 3 & 4, 5 & 6, 7 & 8	1 & 2, 3 & 4, 5 & 6, 7 & 8		
P24T 2x (WT)	1 & 2, 3 & 4, 5 & 6, 7 & 8	1 & 2, 3 & 4, 5 & 6, 7 & 8		
P24T 2x (WB)	1 & 2, 3 & 4, 5 & 6, 7 & 8	1 & 2, 3 & 4, 5 & 6, 7 & 8		
P24T 3x (WT)	1 & 2, 3 & 4, 5 & 6, 7 & 8	1 & 2, 3 & 4, 5 & 6, 7 & 8		
P24T 3x (WB)	1 & 2, 3 & 4, 5 & 6, 7 & 8	1 & 2, 3 & 4, 5 & 6, 7 & 8		
Note: Pins designated should be in	the closed position.			

	CPU SPEED CONFIGURATION				
Speed	JP25	JP26	JP27		
25MHz	Closed	Open	Closed		
33MHZ	Open	Open	Closed		
40MHz	Closed	Closed	Open		
50iMHz	Closed	Open	Closed		
50MHz	Open	Closed	Open		
66iMHz	Open	Open	Closed		

CPU VOLTAGE CONFIGURATION			
Voltage CN6			
3.3v	Open		
5v	pins 1 & 2, 3 & 4, 5 & 6 closed		

VESA WAIT STATE CONFIGURATION	
Wait states	JP20
0 wait states	pins 1 & 2 closed
1 wait state	pins 2 & 3 closed

BUS SPEED CONFIGURATION	
CPU speed	JP21
<= 33MHz	pins 1 & 2 closed
> 33MHz	pins 2 & 3 closed

Copyright © 1994, 1995, Micro House International (303) 443-3388. All rights reserved. Including the right of reproduction in any form.