UNIDENTIFIED
N E 4 8 6 V L 2

Processor	80486SX/80487SX/80486DX/80486DX2/Pentium Overdrive
Processor Speed	20/25/33/50(internal)/50/66(internal)MHz
Chip Set	Unidentified
Max. Onboard DRAM	32MB
Cache	64/128/256KB
BIOS	AMI
Dimensions	330mm x 218mm
I/O Options	32-bit VESA local bus slots (2)
NPU Options	None



CONNECTIONS			
Purpose	Location	Purpose	Location
External battery	JP2	Turbo switch	JP15
Reset switch	JP3	Turbo LED	JP16
Power LED & keylock	JP9	32-bit VESA local bus slots	SL1 & SL2
Speaker	JP10		

Continued next page. . .

UNIDENTIFIED
N E 4 8 6 V L 2

. . . continued from previous page

USER CONFIGURABLE SETTINGS		
Function	Jumper	Position
í Battey type select internal	JP2	pins 1 & 2 closed
Battery type select external	JP2	Closed
í Factory configured - do not alter	JP5	Open
í CMOS memory normal operation	JP6	pins 1 & 2 closed
CMOS memory clear	JP6	pins 2 & 3 closed

DRAM CONFIGURATION		
Size	Bank 0	Bank 1
1MB	(4) 256K x 9	NONE
2MB	(4) 256K x 9	(4) 256K x 9
4MB	(4) 1M x 9	NONE
5MB	(4) 256K x 9	(4) 1M x 9
8MB	(4) 1M x 9	(4) 1M x 9
16MB	(4) 4M x 9	NONE
20MB	(4) 1M x 9	(4) 4M x 9
32MB	(4) 4M x 9	(4) 4M x 9

CACHE CONFIGURATION			
Size	Bank 0	Bank 1	TAG
64KB	(4) 8K x 8	(4) 8K x 8	(1) 8K x 8
128KB	(4) 32K x 8	NONE	(1) 8K x 8
256KB	(4) 32K x 8	(4) 32K x 8	(1) 32K x 8

CACHE JUMPER CONFIGURATION				
Size	JP8A	JP8B	JP8D	JP8E
64KB	pins 2 & 3 closed	pins 2 & 3 closed	pins 2 & 3 closed	pins 2 & 3 closed
128KB	pins 1 & 2 closed	pins 1 & 2 closed	pins 1 & 2 closed	pins 1 & 2 closed
256KB	pins 2 & 3 closed	pins 1 & 2 closed	pins 2 & 3 closed	pins 1 & 2 closed

CPU TYPE CONFIGURATION				
Type	JP12	JP13	JP29	JP30
80486SX/DX(PQFP)	pins 2 & 3 closed	pins 2 & 3 closed	pins 2 & 3 closed	pins 2 & 3 closed
80486SX	pins 2 & 3 closed	pins 2 & 3 closed	pins 2 & 3 closed	pins 2 & 3 closed
80487SX	pins 1 & 2 closed	pins 1 & 2 closed	pins 2 & 3 closed	pins 2 & 3 closed
80486DX	pins 1 & 2 closed	pins 1 & 2 closed	pins 1 & 2 closed	pins 1 & 2 closed
80486DX2	pins 1 & 2 closed	pins 1 & 2 closed	pins 1 & 2 closed	pins 1 & 2 closed
P23T	pins 1 & 2 closed	pins 1 & 2 closed	pins 2 & 3 closed	pins 2 & 3 closed

Continued next page. . .

UNIDENTIFIED
N E 4 8 6 V L 2

. . . continued from previous page

CPU SPEED CONFIGURATION			
Speed	JP7A	JP7B	JP7C
20MHz	pins 2 & 3 closed	pins 1 & 2 closed	pins 1 & 2 closed
25MHz	pins 1 & 2 closed	pins 2 & 3 closed	pins 1 & 2 closed
33MHz	pins 1 & 2 closed	pins 1 & 2 closed	pins 2 & 3 closed
50iMHz	pins 1 & 2 closed	pins 2 & 3 closed	pins 1 & 2 closed
50MHz	pins 2 & 3 closed	pins 1 & 2 closed	pins 2 & 3 closed
66iMHz	pins 1 & 2 closed	pins 1 & 2 closed	pins 2 & 3 closed

VESA WAIT STATE CONFIGURATION	
Wait states	JP102
0 wait states	pins 1 & 2 closed
1 wait state	pins 2 & 3 closed

BUS SPEED CONFIGURATION	
CPU speed	JP103
<= 33MHz	pins 1 & 2 closed
> 33MHz	pins 2 & 3 closed