
IBM CORPORATION OPAL 486SLC2 REV C

Processor
Processor Speed
Chip Set
Max. Onboard DRAM
Cache
BIOS
Dimensions
I/O Options
NPU Options

CX486SLC2 50(internal)/66(internal)MHz IBM 16MB 64/128KB AMI/MR 254mm x 218mm 32-bit VESA local bus slots (2) 80387SX



CONNECTIONS			
Purpose	Location	Purpose	Location
Reset switch	J1	Turbo switch	J4
Speaker	J2	External battery	J25
Power LED & keylock	J3	32-bit VESA local bus slots	SL1 & SL2

Continued on next page. . .

IBM CORPORATION OPAL 486SLC2 REV C

... continued from previous page

USER CONFIGURABLE SETTINGS			
Function	Jumper	Position	
í CMOS memory normal operation	JP9	pins 2 & 3 closed	
CMOS memory clear	JP9	pins 1 & 2 closed	
í Password enabled(MR BIOS only)	JP10	Closed	
Password disabled (MR BIOS only)	JP10	Open	

DRAM CONFIGURATION			
Size	Bank 0	Bank 1	
512KB	(2) 256K x 9	NONE	
1MB	(2) 256K x 9	(2) 256K x 9	
2MB	(2) 1M x 9	NONE	
4MB	(2) 1M x 9	(2) 1M x 9	
8MB	(2) 4M x 9	NONE	
10MB	(2) 1M x 9	(2) 4M x 9	
16MB	(2) 4M x 9	(2) 4M x 9	

CACHE CONFIGURATION			
Size	Bank 0	Bank 1	TAG
64KB	(2) 32K x 8	NONE	(1) 8K x 8
128KB	(2) 32K x 8	(2) 32K x 8	(1) 32K x 8

CACHE JUMPER CONFIGURATION			
Size	JP6		
64KB	pins 2 & 3 closed		
128KB	pins 1 & 2 closed		

CPU SPEED CONFIGURATION			
Speed JP7 JP8			
50iMHz	Open	Closed	
66iMHz	Closed	Open	

BUS SPEED CONFIGURATION			
CPU speed	JP5		
<=33MHz	Open		
>33MHz	Closed		

VESA ID CONFIGURATION				
ID	JP1	JP2	JP3	JP4
ID0	Open	Open	Open	Closed
ID1	Closed	Closed	Open	Closed
ID2	Closed	Open	Closed	Closed
ID3	Open	Closed	Closed	Closed