


MICRO-STAR INTERNATIONAL CO., LTD.

MS-5103 PCI/ISA 586MCI

Processor	Pentium
Processor Speed	60/66MHz
Chip Set	Intel
Max. Onboard DRAM	128MB
Cache	256/512KB
BIOS	Award
Dimensions	330mm x 218mm
I/O Options	32-bit PCI local bus slots (4)
NPU Options	None



CONNECTIONS			
Purpose	Location	Purpose	Location
32-bit PCI Local bus slot	S1	32-bit PCI Local bus slot	S3
32-bit PCI Local bus slot	S2	32-bit PCI Local bus slot	S4

Continued next page...

MICRO-STAR INTERNATIONAL CO., LTD.
MS-5103 PCI/ISA 586MCI

... continued from previous page.

PIN OUT CONFIGURATION	
Connector	JFP
Keylock	pins 1 & 2 closed
Power LED	pins 3 & 5 closed
Reset	pins 19 & 20 closed
Speaker	pins 7, 8, 9, & 10 closed
Note: Pins not designated are not used.	

USER CONFIGURABLE SETTINGS		
Function	Jumper	Position
í Factory configured - do not alter	J1	N/A
í Factory configured - do not alter	JP1	N/A
í Factory configured - do not alter	JP2	N/A
í Factory configured - do not alter	JP3	N/A
MS-3805 PCI SCSI controller card installed	JP8	pins 1 & 2 closed
MS-3805 PCI SCSI controller card not installed	JP8	pins 2 & 3 closed
í Factory configured - do not alter	JP10	pins 1 & 2 closed
í Factory configured - do not alter	JP12	pins 5 & 6 closed
í CMOS memory normal operation	JP13	Open
CMOS memory clear	JP13	Closed

DRAM CONFIGURATION		
Size	Bank 0	Bank 1
2MB	(2) 256K x 36	NONE
4MB	(2) 256K x 36	(2) 256K x 36
8MB	(2) 1M x 36	NONE
16MB	(2) 1M x 36	(2) 1M x 36
32MB	(2) 2M x 36	(2) 2M x 36
64MB	(2) 4M x 36	(2) 4M x 36
128MB	(2) 8M x 36	(2) 8M x 36

CACHE CONFIGURATION		
Size	Bank 0	Bank 1
256KB	(8) 32K x 8	NONE
512KB	(8) 32K x 8	(8) 32K x 8

CACHE JUMPER CONFIGURATION			
Size	JS1	JS2	JS3
0KB	pins 1 & 2 closed	pins 1 & 2 closed	pins 2 & 3 closed
256KB	pins 1 & 2 closed	pins 2 & 3 closed	pins 2 & 3 closed
512KB	pins 2 & 3 closed	pins 2 & 3 closed	pins 1 & 2 closed

CPU SPEED CONFIGURATION			
Speed	JK1	JK2	JK3
60MHz	Closed	Open	Open
66MHz	Closed	Closed	Open

Continued next page...

MICRO-STAR INTERNATIONAL CO., LTD.
MS-5103 PCI/ISA 586MCI

... continued from previous page.

PCI INTERRUPT CONFIGURATION					
IRQ	JP4	JP5	JP6	JP7	JP15
Edge trigger IRQ9	pins 2 & 3	N/A	N/A	N/A	pins 1 & 2
Edge trigger IRQ10	N/A	N/A	pins 2 & 3	N/A	pins 1 & 2
Edge trigger IRQ11	N/A	pins 2 & 3	N/A	N/A	pins 1 & 2
Edge trigger IRQ14	N/A	N/A	N/A	pins 2 & 3	pins 1 & 2
Edge trigger IRQ15	N/A	N/A	N/A	N/A	pins 1 & 2
Note: Pins designated should be in the closed position.					

LEVEL TRIGGER PCI INTERRUPT	
IRQ select	JP15
5	pins 1 & 2 closed
9	pins 7 & 8 closed
10	pins 9 & 10 closed
11	pins 3 & 4 closed
12	pins 11 & 12 closed
14	pins 13 & 14 closed
15	pins 5 & 6 closed