UNIDENTIFIED

OPTI-495SLC-3/486WB CACHE

Processor 80386DX/80486SX/80486DX /80486DX2/ODP486SX

Processor Speed 25/33/40/50/66(internal)MHz

Chip Set OPTI Max. Onboard DRAM 64MB


Cache 64/128/256KB

BIOS AMI

Dimensions 249mm x 218mm

I/O Options 32-bit VESA local bus slots (2),

NPU Options 80387DX



CONNECTIONS						
Purpose Location Purpose Location						
Power LED & keylock	J1	Turbo LED	J5			
Speaker	J2	External battery	J6			
Turbo switch	J3	32-bit VESA Local bus slots	S1			
Reset switch	J4	32-bit VESA Local bus slots	S2			

USER CONFIGURABLE SETTINGS						
Function Jumper/Switch Position						
í Monitor type select color	JP21	open				
Monitor type select monochrome	JP21	closed				
í Factory configured - do not alter	JP23	open				

Continued on next page . . .

UNIDENTIFIED

OPTI-495SLC-3/486WB

. . . continued from previous page

DRAM CONFIGURATION						
Size	Bank 0	Bank 1				
1MB	(4) 256K x 9	NONE				
2MB	(4) 256K x 9	(4) 256K x 9				
4MB	(4) 1M x 9	NONE				
5MB	(4) 256K x 9	(4) 1M x 9				
8MB	(4) 1M x 9	(4) 1M x 9				
16MB	(4) 4M x 9	NONE				
17MB	(4) 256K x 9	(4) 4M x 9				
20MB	(4) 1M x 9	(4) 4M x 9				
20MB	(4) 4M x 9	(4) 1M x 9				
32MB	(4) 4M x 9	(4) 4M x 9				
64MB	(4) 16M x 9	NONE				

CACHE CONFIGURATION						
Size	Bank 0	Bank 1	TAG(U18)	TAG(U19)		
64KB	(4) 8K x 8	(4) 8K x 8	(1) 8K x 8	NONE		
128KB	(4) 32K x 8	NONE	(1) 8K x 8	NONE		
256KB	(4) 32K x 8	(4) 32K x 8	(1) 8K x 8	(1) 8K x 8		
256KB	(4) 32K x 8	(4) 32K x 8	(1) 32K x 8	NONE		

CACHE SIZE JUMPER CONFIGURATION							
Size JP10 JP11 JP16 JP17							
64KB	pins 2 & 3 closed	pins 2 & 3 closed	open	open			
128KB	pins 1 & 2 closed	pins 1 & 2 closed	closed	open			
256KB	pins 2 & 3 closed	pins 2 & 3 closed	closed	closed			

80386 AND CX80486DLC CPU CONFIGURATION							
Speed JP6 JP7 JP8 JP9 JP22							
33MHz	closed	closed	open	pins 2 & 3	open		
33MHz	closed	closed	open	pins 2 & 3	open		
40MHz	closed	closed	closed	pins 2 & 3	open		
Note: Pins designated should be in the closed position.							

CPU TYPE SELECT								
CPU Type	JP2	JP14	JP15	JP18	JP19	JP20	JP25	JP27
80386DX(PQFP)	N/A	open	open	N/A	N/A	2 & 3	1 & 2	1 & 2
80386DX(PGA)	N/A	open	closed	N/A	N/A	2 & 3	1 & 2	1 & 2
80486DLC(PGA)	N/A	closed	closed	N/A	N/A	1 & 2	2 & 3	2 & 3
80486SX(PGA)	open	closed	closed	open	2 & 3	1 & 2	2 & 3	2 & 3
80487SX	2 & 3	N/A	N/A	closed	1 & 2	N/A	N/A	N/A
80486DX	1 & 2	closed	closed	closed	1 & 2	1 & 2	2 & 3	2 & 3
ODP80486	2 & 3	closed	closed	closed	1 & 2	1 & 2	2 & 3	2 & 3
80486DX2	1 & 2	closed	closed	closed	1 & 2	1 & 2	2 & 3	2 & 3
Note: Pins designated should be in the closed position.								

Continued on next page . . .

UNIDENTIFIED OPTI-495SLC-3/486WB

 \dots continued from previous page

CPU SPEED CONFIGURATION							
CPU Type	JP6	JP7	JP8	JP9	JP22		
25MHz	open	open	open	pins 1 & 2	closed		
33MHz	open	open	closed	pins 1 & 2	open		
40MHz	open	closed	closed	pins 1 & 2	open		
50i MHz	open	open	open	pins 1 & 2	closed		
50MHz	open	closed	open	pins 1 & 2	open		
66i MHz	open	open	closed	pins 1 & 2	open		
Note: Pins designated should be in the closed position.							