XINETRON, INC.

XINET XI-286 LS2122

Processor 80286 **Processor Speed** 12MHz **Chip Set** C & T Max. onboard DRAM 4MB Cache None **BIOS** Award


Dimensions 330mm x 218mm

I/O Options Analog monitor, AUI ethernet interface, BNC ethernet interface, floppy

drive interface, IDE interface, parallel port,

serial ports (2), TTL monitor

NPU Options 80287



Continued on next page . . .

XINETRON, INC.

XINET XI-286 LS2122

. . . continued from previous page

CONNECTIONS			
Purpose	Location	Purpose	Location
AUI ethernet interface	CN1	Floppy drive interface	CN7
BNC ethernet interface	CN2	Serial port (COM1)	CN8
Parallel port	CN3	Serial port (COM2)	CN9
Analog monitor	CN4	Turbo	J5 & J11
TTL monitor	CN5	External battery	J30
IDE interface	CN6		

USER CONFIGURABLE SETTINGS				
Function	Jumper	Position		
í Monitor type select monochrome/EGA/VGA	18	Open		
Monitor type select color	18	Closed		
í BIOS type select 27128	J13	Open		
BIOS type select 27256	J13	Closed		
í Factory configured - do not alter	J102	pins 9 & 10 open		
í DMA request select DRQ1	J102	pins 11 & 12 closed		
DMA request select DRQ3	J102	pins 15 & 16 closed		
í DMA acknowledge DACK 1	J102	pins 13 & 14 closed		
DMA acknowledge DACK 3	J102	pins 17 & 18 closed		
í VGA interface transfer rate select 0 wait states	J203	Closed		
VGA interface transfer rate select 1 wait state	J203	Open		
í Cable type select Ethernet	J106 A - F	pins 1 & 2 closed		
Cable type select Cheapernet	J106 A - F	pins 2 & 3 closed		
í I/O configured via hardware	JP310	pins 1 & 2 closed		
I/O configured via software	JP310	pins 2 & 3 closed		
í Floppy drive interface enabled	JP306, JP312 & JP313	pins 2 & 3 closed		
Floppy drive interface disabled	JP306, JP312 & JP313	pins 1 & 2 closed		
í IDE interface enabled	JP312 & JP313	pins 2 & 3 closed		
IDE interface disabled	JP312 & JP313	pins 1 & 2 closed		

DRAM CONFIGURATION					
Size	Bank 0	Bank 1	J6	J7	J20
512KB	(2) 256K x 9	NONE	Closed	Closed	Closed
1MB	(2) 256K x 9	(2) 256K x 9	Closed	Open	Closed
2MB	(2) 1M x 9	NONE	Open	Open	Closed
4MB	(2) 1M x 9	(2) 1M x 9	Closed	Closed	Open

SERIAL PORT CONFIGURATION				
COM1 (CN8)	COM2 (CN9)	JP303	JP304	JP305
í Enabled	Enabled	pins 2 & 3 closed	pins 2 & 3 closed	pins 2 & 3 closed
Enabled	Disabled	pins 2 & 3 closed	pins 1 & 2 closed	pins 2 & 3 closed
Disabled	Enabled	pins 1 & 2 closed	pins 2 & 3 closed	pins 2 & 3 closed
Disabled	Disabled	pins 1 & 2 closed	pins 1 & 2 closed	pins 1 & 2 closed

Continued on next page \dots

XINETRON, INC. XINET XI-286 LS2122

. . . continued from previous page

PARALLEL PORT CONFIGURATION				
LPT	I/O Address	JP301	JP302	
LPT 1	3BCh	pins 1 & 2 closed	pins 2 & 3 closed	
í LPT 2	378h	pins 2 & 3 closed	pins 2 & 3 closed	
LPT 3	278h	pins 2 & 3 closed	pins 1 & 2 closed	
Disabled	N/A	pins 1 & 2 closed	pins 1 & 2 closed	

VIDEO CONFIGURATION					
Mode	SW201/1	SW201/2	SW201/3	SW201/4	SW201/5
í VGA	On	On	On	On	On
CGA	On	On	Off	On	On
EGA	On	On	Off	Off	On
MGA/Hercules	On	On	Off	Off	Off

ETHERNET NETWORK INTERRUPT CONFIGURATION		
interrupt	J102	
IRQ2	pins 1 & 2 closed	
í IRQ3	pins 3 & 4 closed	
IRQ4	pins 5 & 6 closed	
IRQ5	pins 7 & 8 closed	

ETHERNET I/O BASE ADDRESS CONFIGURATION		
I/O Address	J101	
í 300h	pins 9 & 10, 11 & 12 closed	
320h	pins 9 & 10 closed	
340h	pins 11 & 12 closed	
360h	Open	

ETHERNET BOOT ROM MEMORY ADDRESS CONFIGURATION		
Address J101		
í C8000h	pins 1 & 2, 3 & 4, 5 & 6 closed	
CC000h	pins 1 & 2, 3 & 4 closed	
D0000h	pins 1 & 2, 5 & 6, 7 & 8 closed	