
## EVEREX SYSTEMS, INC. STEP 386 (REV. D)

80386DX **Processor Processor Speed** 16/20MHz **Chip Set** C & T Max. Onboard DRAM 8MB Cache 64/128KB **BIOS** AMI

355mm x 304mm **Dimensions** 

I/O Options 32-bit external memory card

**NPU Options** 80387DX



CONNECTIONS		
Purpose	Location	
32-bit external memory card	S1	

Continued on next page . . .

## EVEREX SYSTEMS, INC. STEP 386 (REV. D)

. . . continued from previous page

USER CONFIGURABLE SETTINGS			
Function	Jumper/Switch	Position	
í Factory configured - do not alter	J1	Unknown	
í Factory configured - do not alter	J2	Unknown	
í Factory configured - do not alter	SW1	Unknown	
í NPU enabled	W3	Closed	
NPU disabled	W3	Open	
í 32-bit memory card enabled	W14	Closed	
32-bit memory card disabled	W14	Open	
í Base memory select 640KB	W16	Closed	
Base memory select 512KB	W16	Open	
í Bus speed select 10MHz	W17	Closed	
Bus speed select 6.7MHz	W17	Open	

SYSTEM DRAM CONFIGURATION						
Size	Bank 0	Bank 1	Bank 2	Bank 3	W1	W15
1MB	(4) 256K x 9	NONE	NONE	NONE	Closed	Closed
2MB	(4) 256K x 9	(4) 256K x 9	NONE	NONE	Closed	Closed
4MB	(4) 1M x 9	NONE	NONE	NONE	Open	Open
4MB	(4) 256K x 9	Closed	Closed			
8MB	(4) 1M x 9	(4) 1M x 9	NONE	NONE	Open	Open
16MB	(4) 1M x 9	Open	Open			
Note: Banks 2 & 3, and W1 are located on the external memory card.						


CACHE CONFIGURATION				
Size	Bank 0	Bank 1	TAG	Dirty Bit (U38)
64KB	(8) 16K x 4	NONE	(2) 16K x 4	(1) 16K x 4
128KB	(8) 16K x 4	(8) 16K x 4	(2) 16K x 4	(1) 16K x 4
Note: Each Cache bank must be fully populated when its corresponding DRAM bank is populated.				

RESISTOR SIPS CONFIGURATION		
Settings	Memory Banks enabled	
RP27, RP30, RP58, & RP61 installed	Bank 0	
RP28, RP31, RP59, & RP62 installed	Bank 0 & 1	
RP29, RP32, RP60, & RP63 installed	Banks 0, 1, 2, & 3	

Continued next page  $\dots$ 

## EVEREX SYSTEMS, INC. STEP 386 (REV. D)

. . . continued from previous page



CACHE CONFIGURATION			
Size	Bank 2	Bank 3	
64KB	(8) 16K x 4	NONE	
128KB	(8) 16K x 4	(8) 16K x 4	
Note: Each Cache bank must be fully populated when its corresponding DRAM bank is populated.			