ORCHID TECHNOLOGY SUPERBOARD 486/VLB (REV. C)

80486SX/80487SX/80486DX/ODP486SX/80486DX2 **Processor**


Processor Speed 20/25/33/50(internal)/50/66(internal)MHz

EFAR Chip Set Max. Onboard DRAM 32MB **SRAM Cache** 128/256KB **BIOS** AMI

254mm x 218mm **Dimensions**

I/O Options 32-bit VESA local bus slots (2)

NPU Options None



CONNECTIONS					
Purpose Location Purpose Location					
Turbo LED	JP3	Reset switch	JP9		
Speaker	JP7	Turbo switch	JP10		
Power LED & keylock	JP8	32-bit Vesa local bus slots	S1 & S2		

Continued on next page . . .

ORCHID TECHNOLOGY SUPERBOARD 486/VLB (REV. C)

. . . continued from previous page

USER CONFIGURABLE SETTINGS					
Function Jumper Position					
í Factory configured - do not alter	JP11	Open			
í Monitor type select color	JP26	Open			
Monitor type select monochrome	JP27	Closed			
í Factory configured - do not alter	JP27	pins 2 & 3 closed			
í Factory configured - do not alter	JP28	pins 2 & 3 closed			

DRAM CONFIGURATION					
Size	Bank 0	Bank 1			
1MB	(4) 256K x 9	NONE			
2MB	(4) 256K x 9	(4) 256K x 9			
4MB	(4) 1M x 9	NONE			
8MB	(4) 1M x 9	(4) 1M x 9			
16MB	(4) 4M x 9	NONE			
32MB	(4) 4M x 9	(4) 4M x 9			

CACHE CONFIGURATION					
Size Cache Location TAG					
128KB	128KB (4) 32K x 8		(1) 32K x 8		
256KB	(8) 32K x 8	Banks 0 & 1	(1) 32K x 8		

CACHE JUMPER CONFIGURATION					
Size JP14 JP16 JP22					
128KB	pins 2 & 3 closed	Open	pins 2 & 3 closed		
256KB	pins 1 & 2 closed	Closed	pins 1 & 2 closed		

	VESA CPU TYPE (IDO & ID1) CONFIGURATION					
	CPU Type	JP1 (ID0)	JP2 (ID1)			
	80386	pins 2 & 3 closed	pins 1 & 2 closed			
80486		pins 1 & 2 closed	pins 2 & 3 closed			

VESA WAIT STATE (ID2) CONFIGURATION					
Wait states CPU speed JP4 (ID2)					
0 wait states	≤ 33MHz	pins 1 & 2 closed			
1 wait state > 33MHz		pins 2 & 3 closed			

VESA BUS SPEED (ID3) CONFIGURATION			
CPU speed JP5 (ID3)			
≤ 33MHz	pins 1 & 2 closed		
> 33MHz	pins 2 & 3 closed		

Continued On next page . . .

ORCHID TECHNOLOGY SUPERBOARD 486/VLB (REV. C)

. . . continued from previous page

VESA ID4 CONFIGURATION			
Setting JP6 (ID4)			
Reserved for future use	pins 2 & 3 closed		

CPU TYPE CONFIGURATION						
Туре	Speed	OSC	JP12	JP13	JP18	JP19
80486SX	20MHz	20MHz	pins 2 & 3	Open	Open	pins 2 & 3
80486SX	20MHz	40MHz	pins 2 & 3	Open	Open	pins 1 & 2
80486SX	25MHz	25MHz	pins 2 & 3	Open	Open	pins 2 & 3
80486SX	25MHz	50MHz	pins 2 & 3	Open	Open	pins 1 & 2
80487SX	25MHz	25MHz	pins 1 & 2	Closed	pins 2 & 3	pins 2 & 3
80487SX	25MHz	50MHz	pins 1 & 2	Closed	pins 2 & 3	pins 1 & 2
80487SX	33MHz	66MHz	pins 1 & 2	Closed	pins 2 & 3	pins 1 & 2
80486DX	25MHz	25MHz	pins 1 & 2	Closed	pins 2 & 3	pins 2 & 3
80486DX	25MHz	50MHz	pins 1 & 2	Closed	pins 2 & 3	pins 1 & 2
80486DX	33MHz	66MHz	pins 1 & 2	Closed	pins 2 & 3	pins 1 & 2
80486DX	50MHz	50MHz	pins 1 & 2	Closed	pins 2 & 3	pins 2 & 3
ODP486SX	50MHz	25MHz	pins 2 & 3	Open	Open	pins 2 & 3
ODP486SX	50iMHz	50MHz	pins 2 & 3	Open	Open	pins 1 & 2
80486DX2	50iMHz	50MHz	pins 1 & 2	Closed	pins 2 & 3	pins 1 & 2
80486DX2	66iMHz	66MHz	pins 1 & 2	Closed	pins 2 & 3	pins 1 & 2
Notes: Pins designated should be in the closed position.						