## CHICONY, INC.

## CH-486S-16/20/25/33H, CH-486-25/33H


80486SX/80487SX/80486DX **Processor** 

**Processor Speed** 16/20/25/33MHz

OPTI **Chip Set** Max. Onboard DRAM 32MB Cache None **BIOS** AMI

**Dimensions** 330mm x 218mm

I/O Options None **NPU Options** 80487SX



CONNECTIONS					
Purpose	Location	Purpose	Location		
Turbo LED	CR1	Power LED & keylock	J20		
External battery	J4	Turbo switch	JP6		
Speaker	J15	Reset switch	SW1		

Continued on next page . . .

## CHICONY, INC.

## CH-486S-16/20/25/33H, CH-486-25/33H

. . . continued from previous page

USER CONFIGURABLE SETTINGS				
Function	Jumper	Position		
í Monitor type select color	JP3	Closed		
Monitor type select monochrome	JP3	Open		
í CMOS memory normal operation	JP5	pins 2 & 3 closed		
CMOS memory clear	JP5	pins 1 & 2 closed		

	DRAM CONFIGURATION	
Size	Bank 0	Bank 1
1MB	(4) 256K x 9	NONE
2MB	(4) 256K x 9	(4) 256K x 9
4MB	(4) 1M x 9	NONE
5MB	(4) 256K x 9	(4) 1M x 9
8MB	(4) 1M x 9	(4) 1M x 9
16MB	(4) 4M x 9	NONE
32MB	(4) 4M x 9	(4) 4M x 9

CPU TYPE CONFIGURATION					
Type	JP1	JP2	JP4		
80486SX	pins 2 & 3 closed	Open	Open		
80487SX	pins 1 & 2 closed	Closed	pins 1 & 2 closed		
80486DX	pins 1 & 2 closed	Closed	pins 2 & 3 closed		