
HEDAKA

HED-981, HED-984

Processor 80286 **Processor Speed** 12MHz VLSI **Chip Set** Max. Onboard DRAM 4MB Cache None **BIOS** AMI/Award **Dimensions** 330mm x 218mm

I/O Options None **NPU Options** 80287



CONNECTIONS					
Purpose	Location	Purpose	Location		
Reset switch	JP1	Turbo switch	JP4		
Power LED & keylock	JP2	Turbo LED	JP5		
Speaker	JP3	External battery	JP17		

Continued on next page . . .

HEDAKA

HED-981, HED-984

. . . continued from previous page

USER CONFIGURABLE SETTINGS				
Function	Jumper	Location		
í Factory configured - do not alter	JP0	N/A		
Memory speed select 100ns	JP6	pins 1 & 2 closed		
í DRAM select 0 wait states	JP10	Closed		
DRAM select 1 wait state	JP10	Open		
í BIOS type select 27256	JP11	pins 1 & 2 closed		
BIOS type select 27128	JP11	pins 2 & 3 closed		
í Monitor type select color	JP12	pins 1 & 2 closed		
Monitor type select monochrome	JP12	pins 2 & 3 closed		
í Factory configured - do not alter	JP13	N/A		
í Factory configured - do not alter	JP14	N/A		
í Factory configured - do not alter	JP15	N/A		
í Factory configured - do not alter	JP18	N/A		
í Battery select internal	JPA	pins 1 & 2 closed		
Battery select external	JPA	Open		

DRAM CONFIGURATION							
Size	Bank 0	Bank 1	Bank 2	Bank 3	P-0	P-1	
512KB	(16) 41256	NONE	NONE	NONE	(2) 41256	NONE	
512KB	NONE	NONE	(4) 44256	NONE	(2) 41256	NONE	
640KB	NONE	(16) 4164	(4) 44256	NONE	(2) 41256	(2) 4164	
1MB	(16) 41256	(16) 41256	NONE	NONE	(2) 41256	NONE	
1MB	NONE	NONE	(4) 44256	(4) 44256	(2) 41256	NONE	
2MB	(16) 411000	NONE	NONE	NONE	(2) 411000	NONE	
4MB	(16) 411000	(16) 411000	NONE	NONE	(2) 411000	(2) 411000	

DRAM JUMPER CONFIGURATION					
Size	JP7	JP8	JP9		
512KB	Closed	Closed	Closed		
640KB	Closed	Closed	Open		
1MB	Closed	Open	Closed		
2MB	Closed	Open	Open		
4MB	Open	Closed	Closed		