
UNIDENTIFIED PETER-286

Processor 80286 **Processor Speed** 10/12MHz **Chip Set** Headland Max. Onboard DRAM 4MB Cache None **BIOS** AMI/Award **Dimensions** 218mm x 218mm

I/O Options None **NPU Options** 80287



CONNECTIONS					
Purpose	Location	Purpose	Location		
Power LED & Keylock	J1	Turbo switch	J4		
Speaker	J2	Turbo LED	J6		
Reset switch	J3				

Continued on next page . . .

UNIDENTIFIED PETER-286

. . . continued from previous page

USER CONFIGURABLE SETTINGS				
Function	Jumper/Switch	Position		
í DRAM speed select 0 wait states	JP1	Closed		
DRAM speed select 1 wait state	JP1	Open		
í Parity check enabled	JP2	Closed		
Parity check disabled	JP2	Open		
í Monitor type select monochrome	SW1/switch 1	Off		
Monitor type select color	SW1/switch 1	On		

	DRAM CONFIGURATION						
Size	Bank 0	P-0	Bank 1	P-1	Bank 2	Bank 3	
512KB	(4) 44256	(2) 41256	NONE	NONE	NONE	NONE	
640KB	(4) 44256	(2) 41256	(4) 4464	(2) 4164	NONE	NONE	
1MB	(4) 44256	(2) 41256	(4) 44256	(2) 41256	NONE	NONE	
2MB	NONE	NONE	NONE	NONE	(2) 1M x 9	NONE	
4MB	NONE	NONE	NONE	NONE	(2) 1M x 9	(2) 1M x 9	

DRAM SWITCH CONFIGURATION					
Size	DRAM type	SW1/2	SW1/3	SW1/4	
OKB (Test only)	DIP	On	On	On	
512KB	DIP	On	On	Off	
640KB	DIP	On	Off	On	
1MB	DIP	On	Off	Off	
512KB	SIPP	Off	On	On	
640KB	SIPP	Off	On	Off	
2MB	SIPP	Off	Off	On	
4MB	SIPP	Off	Off	Off	