

AR-B1375/AR-B1376  
Half Size All-In-One  
386SX CPU CARD  
User' s Guide

Edition: 1.52  
Book Number: AR-B1375/AR-B1376-05.0708



# Table of Contents

<b>0.</b>	<b>PREFACE</b> .....	<b>0-3</b>
0.1	COPYRIGHT NOTICE AND DISCLAIMER .....	0-3
0.2	WELCOME TO THE AR-B1375/AR-B1376 CPU BOARD .....	0-3
0.3	BEFORE YOU USE THIS GUIDE .....	0-3
0.4	RETURNING YOUR BOARD FOR SERVICE .....	0-3
0.5	TECHNICAL SUPPORT AND USER COMMENTS .....	0-3
0.6	ORGANIZATION .....	0-4
0.7	STATIC ELECTRICITY PRECAUTIONS .....	0-4
<b>1.</b>	<b>OVERVIEW</b> .....	<b>1-1</b>
1.1	INTRODUCTION .....	1-1
1.2	PACKING LIST .....	1-1
1.3	FEATURES .....	1-2
<b>2.</b>	<b>SYSTEM CONTROLLER</b> .....	<b>2-1</b>
2.1	MICROPROCESSOR .....	2-1
2.2	DMA CONTROLLER .....	2-1
2.3	KEYBOARD CONTROLLER .....	2-2
2.4	INTERRUPT CONTROLLER .....	2-2
2.4.1	I/O Port Address Map .....	2-3
2.4.2	I/O Channel Pin Assignment (Bus 1) .....	2-3
2.5	REAL-TIME CLOCK AND NON-VOLATILE RAM .....	2-5
2.6	TIMER .....	2-5
2.7	SERIAL PORT .....	2-6
2.8	PARALLEL PORT .....	2-8
<b>3.</b>	<b>SETTING UP THE SYSTEM</b> .....	<b>3-1</b>
3.1	OVERVIEW .....	3-1
3.2	SYSTEM SETTING .....	3-2
3.2.1	Keyboard Connector .....	3-2
3.2.2	PC/104 Connector .....	3-3
3.2.3	Hard Disk (IDE) Connector (CN4) .....	3-5
3.2.4	FDD Port Connector (CN5) .....	3-6
3.2.5	Parallel Port Connector (CN6) .....	3-6
3.2.6	Serial Port .....	3-7
3.2.7	Reset Header (J1) .....	3-8
3.2.8	LED Header .....	3-8
3.2.9	Power Connector (J3) .....	3-9
3.2.10	External Speaker Header (J5) .....	3-9
3.2.11	External Battery .....	3-9
3.2.12	CPU Base Clock Select (JP1) .....	3-10
3.2.13	DRAM Configuration .....	3-10
<b>4.</b>	<b>CRT/LCD FLAT PANEL DISPLAY</b> .....	<b>4-1</b>
4.1	CONNECTING THE CRT MONITOR .....	4-1
4.1.1	VGA Setting (JP5) .....	4-1
4.1.2	CRT Connector (DB1) .....	4-2
4.2	LCD FLAT PANEL DISPLAY .....	4-2
4.2.1	Inverter Board Description .....	4-3
4.2.2	LCD Connector .....	4-3
4.3	SUPPORTED LCD PANEL .....	4-4
<b>5.</b>	<b>INSTALLATION</b> .....	<b>5-1</b>
5.1	OVERVIEW .....	5-1
5.2	UTILITY DISKETTE .....	5-1
5.2.1	VGA Driver .....	5-2
5.2.2	SSD Utility .....	5-3
5.3	WRITE PROTECT FUNCTION .....	5-5
5.3.1	Hardware Write Protect .....	5-6
5.3.2	Software Write Protect .....	5-6
5.3.3	Enable the Software Write Protect .....	5-6
5.3.4	Disable the Software Write Protect .....	5-6
5.4	WATCHDOG TIMER .....	5-7
5.4.1	Watchdog Timer Setting .....	5-7
5.4.2	Watchdog Timer Enabled .....	5-8
5.4.3	Watchdog Timer Trigger .....	5-8
5.4.4	Watchdog Timer Disabled .....	5-8
<b>6.</b>	<b>SOLID STATE DISK</b> .....	<b>6-1</b>
6.1	OVERVIEW .....	6-1

---

---

6.2	SWITCH SETTING.....	6-1
6.2.1	Overview .....	6-2
6.2.2	I/O Port Address Select (SW1-1) .....	6-2
6.2.3	SSD Firmware Address Select (SW1-2) .....	6-2
6.2.4	SSD Drive Number (SW1-3 & SW1-4).....	6-3
6.2.5	ROM Type Select (SW1-5 & SW1-6).....	6-4
6.3	JUMPER SETTING .....	6-5
6.4	ROM DISK INSTALLATION.....	6-6
6.4.1	UV EPROM (27Cxxx).....	6-6
6.4.2	Large Page 5V FLASH Disk.....	6-7
6.4.3	Small Page 5V FLASH ROM Disk .....	6-9
6.4.4	RAM Disk .....	6-10
6.4.5	Combination of ROM and RAM Disk.....	6-11
<b>7.</b>	<b>BIOS CONSOLE.....</b>	<b>7-1</b>
7.1	BIOS SETUP OVERVIEW .....	7-1
7.2	STANDARD CMOS SETUP.....	7-2
7.3	ADVANCED CMOS SETUP.....	7-3
7.4	ADVANCED CHIPSET SETUP.....	7-6
7.5	POWER MANAGEMENT SETUP.....	7-8
7.6	PCI / PLUG AND PLAY SETUP.....	7-9
7.7	PERIPHERAL SETUP.....	7-10
7.8	AUTO-DETECT HARD DISKS.....	7-11
7.9	PASSWORD SETTING.....	7-11
7.10	LOAD DEFAULT SETTING.....	7-12
7.10.1	Auto Configuration with Optimal Setting.....	7-12
7.10.2	Auto Configuration with Fail Safe Setting.....	7-12
7.11	BIOS EXIT.....	7-12
7.11.1	Save Settings and Exit .....	7-12
7.11.2	Exit Without Saving.....	7-12
7.12	BIOS UPDATE .....	7-12
<b>8.</b>	<b>SPECIFICATIONS &amp; SSD TYPES SUPPORTED .....</b>	<b>8-1</b>
8.1	SPECIFICATIONS .....	8-1
8.2	SSD TYPES SUPPORTED.....	8-1
<b>9.</b>	<b>USING MEMORY BANKS .....</b>	<b>9-1</b>
<b>10.</b>	<b>PLACEMENT &amp; DIMENSIONS.....</b>	<b>10-1</b>
10.1	PLACEMENT .....	10-1
10.2	DIMENSIONS.....	10-2
<b>11.</b>	<b>PROGRAMMING RS-485 &amp; INDEX.....</b>	<b>11-1</b>
11.1	PROGRAMMING RS-485 .....	11-1
11.2	INDEX .....	11-3

## 0.PREFACE

### 0.1 COPYRIGHT NOTICE AND DISCLAIMER

#### September 1997

This document is copyrighted, 1997, by Acrosser Technology Co., Ltd. All rights are reserved. No part of this manual may be reproduced, copied, transcribed, stored in a retrieval system, or translated into any language in any form or by any means, such as electronic, mechanical, magnetic, optical, chemical, manual or other means without prior written permission of original manufacturer.

Acrosser Technology assumes no responsibility or warranty with respect to the contents in this manual and specifically disclaims any implied warranties of merchantability or fitness for any particular purpose. Furthermore, Acrosser Technology reserves the right to make improvements to the products described in this manual at any times without notice. Such revisions will be posted on the Internet ([WWW.ACROSSER.COM](http://WWW.ACROSSER.COM)) as soon as possible. Possession, use, or copying of the software described in this publication is authorized only pursuant to a valid written license from Acrosser or an authorized sub licensor.

### ACKNOWLEDGEMENTS

(C) Copyright Acrosser Technology Co., Ltd., 1997. All rights Reserved.

Acrosser, ALI, AMI, PC/AT, WIN31, WIN 95, Windows NT, NEC, HITACHI, ORION, SHARP, FUJITSU, SONY, AKM, INTEL, MITSUBISHI, NS, SGS-THOMSON, TI, TOSHIBA, AMD...are registered trademarks.

All other trademarks and registered trademarks are the property of their respective holders.

This document was produced with Adobe Acrobat 3.01.

### 0.2 WELCOME TO THE AR-B1375/AR-B1376 CPU BOARD

This guide introduces the Acrosser AR-B1375/AR-B1376 CPU board.

The information provided in this manual describes this card's functions, and features. It also helps you start, set up and operate your AR-B1375/AR-B1376. General system information can also be found in this publication.

### 0.3 BEFORE YOU USE THIS GUIDE

Please refer to the Chapter 3, "Setting Up the System" in this guide, if you have not already installed AR-B1375/AR-B1376,. Check the packing list before you install and make sure the accessories in the package.

The AR-B1375 & AR-B1376 diskette provides the newest information regarding the CPU card. **Please refer to the README.DOC file of the enclosed utility diskette.** It contains the modification and hardware & software information, and it has updated to product functions that may not be mentioned here..

### 0.4 RETURNING YOUR BOARD FOR SERVICE

If your board requires any services, contact the distributor or sales representative from whom you purchased the product for service information. If you need to ship your board to us for service, be sure it is packed in a protective carton. We recommend that you keep the original shipping container for this purpose.

You can help assure efficient servicing for your product by following these guidelines:

1. Include your name, address, telephone and facsimile number where you may be reached during the day.
2. A description of the system configuration and/or software at the time is malfunction.
3. A brief description of problem occurred.

### 0.5 TECHNICAL SUPPORT AND USER COMMENTS

User's comments are always welcome as they assist us in improving the quality of our products and the readability of our publications. They create a very important part of the input used for product enhancement and revision.

We may use and distribute any of the information you provide in any way appropriate without incurring any obligation. You may, of course, continue to use the information you provide.

If you have any suggestions for improving particular sections or if you find any errors, please send your comments to Acrosser Technology Co., Ltd. or your local sales representative and indicate the manual title and book number.

Internet electronic mail to: [webmaster@acrosser.com](mailto:webmaster@acrosser.com)

## 0.6 ORGANIZATION

This information for users covers the following topics (see the Table of Contents for a detailed listing):

- Chapter 1, "Overview," provides an overview of the system features and packing list.
- Chapter 2, "System Controller," describes the major structure.
- Chapter 3, "Setting Up the System," describes how to adjust the jumper, and the connectors setting.
- Chapter 4, "CRT/LCD Flat Panel Display", describes the configuration and installation procedure using LCD and CRT display.
- Chapter 5, "Installation," describes the utility diskette using, solid-state disk's writing protect function, and the watchdog timer.
- Chapter 6, "Solid State Disk," describes the various type SSD's installation steps.
- Chapter 7, "BIOS Console," providing the BIOS options setting.
- Chapter 8, Specifications & SSD Types Supported
- Chapter 9, Using Memory Banks
- Chapter 10, Placement & Dimensions
- Chapter 11, Programming RS-485 & Index

## 0.7 STATIC ELECTRICITY PRECAUTIONS

Before removing the board from its anti-static bag, read this section about static electricity precautions.

Static electricity is a constant danger to computer systems. The charge that can build up in your body may be more than sufficient to damage integrated circuits on any PC board. It is, therefore, important to observe basic precautions whenever you use or handle computer components. Although areas with humid climates are much less prone to static build-up, it is always best to safeguard against accidents may result in expensive repairs. The following measures should generally be sufficient to protect your equipment from static discharge:

- Touch a grounded metal object to discharge the static electricity in your body (or ideally, wear a grounded wrist strap).
- When unpacking and handling the board or other system component, place all materials on an antic static surface.
- Be careful not to touch the components on the board, especially the "golden finger" connectors on the bottom of every board.

## 1. OVERVIEW

This chapter provides an overview of your system features and capabilities. The following topics are covered:

- Introduction
- Packing List
- Features

### 1.1 INTRODUCTION

The AR-B1375 and AR-B1376 are new generation half size, 386 ISA card. This card offers much greater performance than the older cards such as support for 32MB's of DRAM using two 72-pin SIMMs, one RS-232C/485 and one RS-232C port and 3/1.5MB solid state disk capacity for ROM, FLASH and SRAM.

The unit also comes with a programmable watchdog timer and other typical interfaces. These 386 CPU cards are excellent for embedded systems, MMI's, workstations, medical applications or POS/POI systems. As well, an RS-232C/485 port provided remote control. RS-485 has not been offered until recently on 386 cards.

Especially the AR-B1376 with on board VGA, offers the most exciting possibilities yet to the industry. The on board VGA/LCD controller brings about a whole new dimension of industrial computing. No longer do you have to worry about adding an extra card to your system. Negating the need of a separate VGA card saves space. The VGA/LCD unit comes with 1MB of V-RAM on board and uses the C&T 65545 Chipset, to support a wide range of LCD Panels.

### 1.2 PACKING LIST

The accessories are included with the system. Before you begin installing your AR-B1375 or AR-B1376 board, take a moment to make sure that the following items have been included inside the AR-B1375 or AR-B1376 package.

- The quick setup manual
- 1 AR-B1375 or AR-B1376 all-in-one single CPU board
- 1 Hard disk drive interface cable
- 1 Floppy disk drive interface cable
- 1 Parallel port interface cable
- 1 RS-232C interface cable
- 2 Software utility CD (AR-B1375 has not the VGA function, and only encloses one SSD utility diskette).

### 1.3 FEATURES

The system provides a number of special features that enhance its reliability, ensure its availability, and improve its expansion capabilities, as well as its hardware structure.

- 80386SX-33/40 MHz CPU
- ISA and PC/104 extension bus
- Up to 32MB DRAM system
- On-board CRT and LCD panel display (AR-B1375 doesn't provide this function)
- Supports IDE hard disk drives
- Supports floppy disk drives
- Supports 1 bi-directional parallel port
- Supports 2 serial ports (RS-232C and RS-485)
- PC/AT compatible keyboard
- Up to 3MB solid state disk
- Programmable watchdog timer
- Flash BIOS
- Built-in status LEDs indicator
- Signal 5V power requirement
- Multi-layer PCB for noise reduction
- Dimensions: 185mmX122mm



## 2. SYSTEM CONTROLLER

This chapter describes the major structure of the AR-B1375 and AR-B1376 CPU board. The following topics are covered:

- Microprocessor
- DMA Controller
- Keyboard Controller
- Interrupt Controller
- Real-Time Clock and Non-Volatile RAM
- Timer
- Serial Port
- Parallel Port

### 2.1 MICROPROCESSOR

The AR-B1375 and AR-B1376 use the ALI M6117 CPU, it is designed to perform like Intel's 386SX system with deep green features.

The 386SX core is the same as M1386SX of Acer Labs. Inc. and 100% object code compatible with the Intel 386SX microprocessor. System manufacturers can provide 386 CPU based systems optimized for both cost and size. Instruction pipelining and high bus bandwidth ensure short average instruction execution times and high system throughput. Furthermore, it can keep the state internally from charge leakage while external clock to the core is stopped without storing the data in registers. The power consumption here is almost zero when clock stops. The internal structure of this core is 32-bit data and address bus with very low supply current. Real mode as well as Protected mode are available and can run MS-DOS, MS-Windows, OS/2 and UNIX.

### 2.2 DMA CONTROLLER

The equivalent of two 8237A DMA controllers are implemented in the AR-B1375/AR-B1376 board. Each controller is a four-channel DMA device that will generate the memory addresses and control signals necessary to transfer information directly between a peripheral device and memory. This allows high speeding information transfer with less CPU intervention. The two DMA controllers are internally cascaded to provide four DMA channels for transfers to 8-bit peripherals (DMA1) and three channels for transfers to 16-bit peripherals (DMA2). DMA2 channel 0 provides the cascade interconnection between the two DMA devices, thereby maintaining IBM PC/AT compatibility.

Following is the system information of DMA channels:

DMA Controller 1	DMA Controller 2
Channel 0: Spare	Channel 4: Cascade for controller 1
Channel 1: IBM SDLC	Channel 5: Spare
Channel 2: Diskette adapter	Channel 6: Spare
Channel 3: Spare	Channel 7: Spare

Table 2-1 DMA Channel Controller

## 2.3 KEYBOARD CONTROLLER

The 8042 processor is programmed to support the keyboard serial interface. The keyboard controller receives serial data from the keyboard, checks its parity, translates scan codes, and presents it to the system as a byte data in its output buffer. The controller can interrupt the system when data is placed in its output buffer, or wait for the system to poll its status register to determine when data is available.

Data can be written to the keyboard by writing data to the output buffer of the keyboard controller.

Each byte of data is sent to the keyboard controller in series with an odd parity bit automatically inserted. The keyboard controller is required to acknowledge all data transmissions. Therefore, another byte of data will not be sent to keyboard controller until acknowledgment is received for the previous byte sent. The "output buffer full" interruption may be used for both send and receive routines.

## 2.4 INTERRUPT CONTROLLER

The equivalent of two 8259 Programmable Interrupt Controllers (PIC) are included on the AR-B1375/AR-B1376 board. They accept requests from peripherals, resolve priorities on pending interrupts in service, issue interrupt requests to the CPU, and provide vectors which are used as acceptance indices by the CPU to determine which interrupt service routine to execute.

Following is the system information of interrupt levels:

Interrupt Level	Description
NMI	Parity check
CTRL1	CTRL2
IRQ 0	System timer interrupt from timer 8254
IRQ 1	Keyboard output buffer full
IRQ 2	
	IRQ8 : Real time clock
	IRQ9 : Rerouting to INT 0Ah from hardware IRQ:
	IRQ10 : Spare
	IRQ11 : Spare
	IRQ12 : Spare
	IRQ13 : Math. coprocessor
	IRQ14 : Hard disk adapter
	IRQ15 : Reserved for watchdog
IRQ 3	Serial port 2
IRQ 4	Serial port 1
IRQ 5	Parallel port 2
IRQ 6	Floppy disk adapter
IRQ 7	Parallel port 1

Figure 2-1 Interrupt Controller

### 2.4.1 I/O Port Address Map

Hex Range	Device
000-01F	DMA controller 1
020-021	Interrupt controller 1
022-023	ALI M6117
040-04F	Timer 1
050-05F	Timer 2
060-06F	8042 keyboard/controller
070-071	Real-time clock (RTC), non-maskable interrupt (NMI)
080-09F	DMA page registers
0A0-0A1	Interrupt controller 2
0C0-0DF	DMA controller 2
0F0	Clear Math Co-processor
0F1	Reset Math Co-processor
0F8-0FF	Math Co-processor
170-178	Fixed disk 1
1F0-1F8	Fixed disk 0
201	Game port
208-20A	EMS register 0
218-21A	EMS register 1
278-27F	Parallel printer port 2 (LPT 2)
2E8-2EF	Serial port 4 (COM 4)
2F8-2FF	Serial port 2 (COM 2)
300-31F	Prototype card/streaming type adapter
320-33F	LAN adapter
378-37F	Parallel printer port 1 (LPT 1)
380-38F	SDLC, bisynchronous
3A0-3AF	Bisynchronous
3B0-3BF	Monochrome display and printer port 3 (LPT 3)
3C0-3CF	EGA/VGA adapter
3D0-3DF	Color/graphics monitor adapter
3E8-3EF	Serial port 3 (COM 3)
3F0-3F7	Diskette controller
3F8-3FF	Serial port 1 (COM 1)

Table 2-2 I/O Port Address Map

### 2.4.2 I/O Channel Pin Assignment (Bus 1)

I/O Pin	Signal Name	Input/Output	I/O Pin	Signal Name	Input/Output
A1	-IOCHCK	Input	B1	GND	Ground
A2	SD7	Input/Output	B2	RSTDRV	Output
A3	SD6	Input/Output	B3	+5V	Power
A4	SD5	Input/Output	B4	IRQ9	Input
A5	SD4	Input/Output	B5	-5V	Power
A6	SD3	Input/Output	B6	DRQ2	Input
A7	SD2	Input/Output	B7	-12V	Power
A8	SD1	Input/Output	B8	-ZWS	Input
A9	SD0	Input/Output	B9	+12V	Power
A10	IOCHRDY	Input	B10	GND	Ground
A11	AEN	Output	B11	-SMEMW	Output
A12	SA19	Input/Output	B12	-SMEMR	Output
A13	SA18	Input/Output	B13	-IOW	Input/Output
A14	SA17	Input/Output	B14	-IOR	Input/Output
A15	SA16	Input/Output	B15	-DACK3	Output
A16	SA15	Input/Output	B16	DRQ3	Input

I/O Pin	Signal Name	Input/Output	I/O Pin	Signal Name	Input/Output
A17	SA14	Input/Output	B17	-DACK1	Output
A18	SA13	Input/Output	B18	DRQ1	Input
A19	SA12	Input/Output	B19	-REFRESH	Input/Output
A20	SA11	Input/Output	B20	BUSCLK	Output
A21	SA10	Input/Output	B21	IRQ7	Input
A22	SA9	Input/Output	B22	IRQ6	Input
A23	SA8	Input/Output	B23	IRQ5	Input
A24	SA7	Input/Output	B24	IRQ4	Input
A25	SA6	Input/Output	B25	IRQ3	Input
A26	SA5	Input/Output	B26	-DACK2	Output
A27	SA4	Input/Output	B27	TC	Output
A28	SA3	Input/Output	B28	BALE	Output
A29	SA2	Input/Output	B29	+5V	Power
A30	SA1	Input/Output	B30	OSC	Output
A31	SA0	Input/Output	B31	GND	Ground

Table 2-3 I/O Channel Pin Assignments

I/O Pin	Signal Name	Input/Output	I/O Pin	Signal Name	Input/Output
C1	-SBHE	Input/Output	D1	-MEMCS16	Input
C2	LA23	Input/Output	D2	-IOCS16	Input
C3	LA22	Input/Output	D3	IRQ10	Input
C4	LA21	Input/Output	D4	IRQ11	Input
C5	LA20	Input/Output	D5	IRQ12	Input
C6	LA19	Input/Output	D6	IRQ15	Input
C7	LA18	Input/Output	D7	IRQ14	Input
C8	LA17	Input/Output	D8	-DACK0	Output
C9	-MRD16	Input/Output	D9	DRQ0	Input
C10	-MWR16	Input/Output	D10	-DACK5	Output
C11	SD8	Input/Output	D11	DRQ5	Input
C12	SD9	Input/Output	D12	-DACK6	Output
C13	SD10	Input/Output	D13	DRQ6	Input
C14	SD11	Input/Output	D14	-DACK7	Output
C15	SD12	Input/Output	D15	DRQ7	Input
C16	SD13	Input/Output	D16	+5V	Power
C17	SD14	Input/Output	D17	-MASTER	Input
C18	SD15	Input/Output	D18	GND	Ground

Table 2-4 I/O Channel Pin Assignments

## 2.5 REAL-TIME CLOCK AND NON-VOLATILE RAM

The AR-B1375/AR-B1376 contains a real-time clock compartment that maintains the date and time in addition to storing configuration information about the computer system. It contains 14 bytes of clock and control registers and 114 bytes of general purpose RAM. Because of the use of CMOS technology, it consumes very little power and can be maintained for long period of time using an internal Lithium battery. The contents of each byte in the CMOS RAM are listed as follows:

Address	Description
00	Seconds
01	Second alarm
02	Minutes
03	Minute alarm
04	Hours
05	Hour alarm
06	Day of week
07	Date of month
08	Month
09	Year
0A	Status register A
0B	Status register B
0C	Status register C
0D	Status register D
0E	Diagnostic status byte
0F	Shutdown status byte
10	Diskette drive type byte, drive A and B
11	Fixed disk type byte, drive C
12	Fixed disk type byte, drive D
13	Reserved
14	Equipment byte
15	Low base memory byte
16	High base memory byte
17	Low expansion memory byte
18	High expansion memory byte
19-2D	Reserved
2E-2F	2-byte CMOS checksum
30	Low actual expansion memory byte
31	High actual expansion memory byte
32	Date century byte
33	Information flags (set during power on)
34-7F	Reserved for system BIOS

Table 2-5 Real-Time Clock & Non-Volatile RAM

## 2.6 TIMER

The AR-B1375/AR-B1376 provides three programmable timers, each with a timing frequency of 1.19 MHz.

Timer 0 The output of this timer is tied to interrupt request 0. (IRQ 0)

Timer 1 This timer is used to trigger memory refresh cycles.

Timer 2 This timer provides the speaker tone.  
Application programs can load different counts into this timer to generate various sound frequencies.

## 2.7 SERIAL PORT

The ACEs (Asynchronous Communication Elements ACE1 to ACE4) are used to convert parallel data to a serial format on the transmit side and convert serial data to parallel on the receiver side. The serial format, in order of transmission and reception, is a start bit, followed by five to eight data bits, a parity bit (if programmed) and one, one and half (five-bit format only) or two stop bits. The ACEs are capable of handling divisors of 1 to 65535, and produce a 16x clock for driving the internal transmitter logic.

Provisions are also included to use this 16x clock to drive the receiver logic. Also included in the ACE a completed MODEM control capability, and a processor interrupt system that may be software tailored to the computing time required handle the communications link.

The following table is summary of each ACE accessible register

DLAB	Port Address	Register
0	base + 0	Receiver buffer (read)
		Transmitter holding register (write)
0	base + 1	Interrupt enable
X	base + 2	Interrupt identification (read only)
X	base + 3	Line control
X	base + 4	MODEM control
X	base + 5	Line status
X	base + 6	MODEM status
X	base + 7	Scratched register
1	base + 0	Divisor latch (least significant byte)
1	base + 1	Divisor latch (most significant byte)

Table 2-6 ACE Accessible Registers

### (1) Receiver Buffer Register (RBR)

Bit 0-7: Received data byte (Read Only)

### (2) Transmitter Holding Register (THR)

Bit 0-7: Transmitter holding data byte (Write Only)

### (3) Interrupt Enable Register (IER)

Bit 0: Enable Received Data Available Interrupt (ERBFI)

Bit 1: Enable Transmitter Holding Empty Interrupt (ETBEI)

Bit 2: Enable Receiver Line Status Interrupt (ELSI)

Bit 3: Enable MODEM Status Interrupt (EDSSI)

Bit 4: Must be 0

Bit 5: Must be 0

Bit 6: Must be 0

Bit 7: Must be 0

### (4) Interrupt Identification Register (IIR)

Bit 0: "0" if Interrupt Pending

Bit 1: Interrupt ID Bit 0

Bit 2: Interrupt ID Bit 1

Bit 3: Must be 0

Bit 4: Must be 0

Bit 5: Must be 0

Bit 6: Must be 0

Bit 7: Must be 0

**(5) Line Control Register (LCR)**

Bit 0: Word Length Select Bit 0 (WLS0)

Bit 1: Word Length Select Bit 1 (WLS1)

WLS1	WLS0	Word Length
0	0	5 Bits
0	1	6 Bits
1	0	7 Bits
1	1	8 Bits

Bit 2: Number of Stop Bit (STB)

Bit 3: Parity Enable (PEN)

Bit 4: Even Parity Select (EPS)

Bit 5: Stick Parity

Bit 6: Set Break

Bit 7: Divisor Latch Access Bit (DLAB)

**(6) MODEM Control Register (MCR)**

Bit 0: Data Terminal Ready (DTR)

Bit 1: Request to Send (RTS)

Bit 2: Out 1 (OUT 1)

Bit 3: Out 2 (OUT 2)

Bit 4: Loop

Bit 5: Must be 0

Bit 6: Must be 0

Bit 7: Must be 0

**(7) Line Status Register (LSR)**

Bit 0: Data Ready (DR)

Bit 1: Overrun Error (OR)

Bit 2: Parity Error (PE)

Bit 3: Framing Error (FE)

Bit 4: Break Interrupt (BI)

Bit 5: Transmitter Holding Register Empty (THRE)

Bit 6: Transmitter Shift Register Empty (TSRE)

Bit 7: Must be 0

**(8) MODEM Status Register (MSR)**

Bit 0: Delta Clear to Send (DCTS)

Bit 1: Delta Data Set Ready (DDSR)

Bit 2: Training Edge Ring Indicator (TERI)

Bit 3: Delta Receive Line Signal Detect (DSLSD)

Bit 4: Clear to Send (CTS)

Bit 5: Data Set Ready (DSR)

Bit 6: Ring Indicator (RI)

Bit 7: Received Line Signal Detect (RSLD)

**(9) Divisor Latch (LS, MS)**

	<b>LS</b>	<b>MS</b>
Bit 0:	Bit 0	Bit 8
Bit 1:	Bit 1	Bit 9
Bit 2:	Bit 2	Bit 10
Bit 3:	Bit 3	Bit 11
Bit 4:	Bit 4	Bit 12
Bit 5:	Bit 5	Bit 13
Bit 6:	Bit 6	Bit 14
Bit 7:	Bit 7	Bit 15

<b>Desired Baud Rate</b>	<b>Divisor Used to Generate 16x Clock</b>	<b>Present Error Difference Between Desired and Actual</b>
50	2304	---
75	1536	---
110	1047	0.026
134.5	857	0.058
150	768	---
300	384	---
600	192	---
1200	96	---
1800	64	---
2000	58	0.69
2400	48	---
3600	32	---
4800	24	---
7200	16	---
9600	12	---
14400	8	---
19200	6	---
28800	4	---
38400	3	---
57600	2	---

Table 2-7 Serial Port Divisor Latch

**2.8 PARALLEL PORT****(1) Register Address**

<b>Port Address</b>	<b>Read/Write</b>	<b>Register</b>
base + 0	Write	Output data
base + 0	Read	Input data
base + 1	Read	Printer status buffer
base + 2	Write	Printer control latch

Table 2-8 Registers' Address

**(2) Printer Interface Logic**

The parallel portion of the SMC37C669 makes the attachment of various devices that accept eight bits of parallel data at standard TTL level.

**(3) Data Swapper**

The system microprocessor can read the contents of the printer's Data Latch through the Data Swapper by reading the Data Swapper address.



#### (4) Printer Status Buffer

The system microprocessor can read the printer status by reading the address of the Printer Status Buffer. The bit definitions are described as follows:




Figure 2-2 Printer Status Buffer

**NOTE:** X presents not used.

Bit 7: This signal may become active during data entry, when the printer is off-line during printing, or when the print head is changing position or in an error state. When Bit 7 is active, the printer is busy and cannot accept data.

Bit 6: This bit represents the current state of the printer's ACK signal. A0 means the printer has received the character and is ready to accept another. Normally, this signal will be active for approximately 5 microseconds before receiving a BUSY message stops.

Bit 5: A1 means the printer has detected the end of the paper.

Bit 4: A1 means the printer is selected.

Bit 3: A0 means the printer has encountered an error condition.

#### (5) Printer Control Latch & Printer Control Swapper

The system microprocessor can read the contents of the printer control latch by reading the address of printer control swapper. Bit definitions are as follows:




Figure 2-3 Bit's Definition

**NOTE:** X presents not used.

Bit 5: Direction control bit. When logic 1, the output buffers in the parallel port are disabled allowing data driven from external sources to be read; when logic 0, they work as a printer port. This bit is write only.

Bit 4: A1 in this position allows an interrupt to occur when ACK changes from low state to high state.

Bit 3: A1 in this bit position selects the printer.

Bit 2: A0 starts the printer (50 microseconds pulse, minimum).

Bit 1: A1 causes the printer to line-feed after a line is printed.

Bit 0: A0.5 microsecond minimum highly active pulse clocks data into the printer. Valid data must be present for a minimum of 0.5 microseconds before and after the strobe pulse.



### 3. SETTING UP THE SYSTEM

This section describes pin assignments for system's external connectors and the jumpers setting.

- Overview
- System Setting

#### 3.1 OVERVIEW

The AR-B1375 and AR-B1376 are all-in-one half size, Pentium single CPU board. This section provides hardware's jumpers setting, the connectors' locations, and the pin assignment.

**CAUTION:** The CPU board doesn't support the type DRAM SIMM of two-sided, it only supports single side DRAM SIMM.




Figure 3-1 AR-B1376 Jumpers & Connectors Placement

### 3.2 SYSTEM SETTING

Jumper pins allow you to set specific system parameters. Set them by changing the pin location of jumper blocks. (A jumper block is a small plastic-encased conductor [shorting plug] that slips over the pins.) To change a jumper setting, remove the jumper from its current location with your fingers or small needle-nosed pliers. Place the jumper over the two pins designated for the desired setting. Press the jumper evenly onto the pins. Be careful not to bend the pins.

We will show the locations of the AR-B1375 and AR-B1376 jumper pins, and the factory-default setting.

---

**CAUTION:** Do not touch any electronic component unless you are safely grounded. Wear a grounded wrist strap or touch an exposed metal part of the system unit chassis. The static discharges from your fingers can permanently damage electronic components.

#### 3.2.1 Keyboard Connector

##### (1) 6-Pin Mini DIN Keyboard Connector (CN3)

CN3 is a Mini-DIN 6-pin connector. This keyboard connector is PS/2 type keyboard connector. This connector is also for a standard IBM-compatible keyboard with the keyboard adapter cable.




Figure 3-2 CN3: 6-Pin Mini Din Keyboard Connector

##### (2) AUX. Keyboard Connector (J4)

We can use a PC/AT compatible keyboard to connecting the provided adapter cable between J4 and the keyboard. The pin assignments of J4 connector are as follows:




Figure 3-3 J4: AUX. Keyboard Connector

### 3.2.2 PC/104 Connector

#### (1) 40-Pin PC/104 Connector Bus C & D (CN1)




Figure 3-4 CN1: 40-Pin PC/104 Connector Bus C & D




Figure 3-5 CN1: 40-Pin PC/104 Connector Bus C & D

#### (2) 64-Pin PC/104 Connector Bus A & B (CN2)




Figure 3-6 CN2: 64 Pin PC/104 Connector Bus A & B




Figure 3-7 CN2: 64-Pin PC/104 Connector Bus A & B

**(3) I/O Channel Signal Description**

<b>Name</b>	<b>Description</b>
<b>BUSCLK</b> [Output]	The BUSCLK signal of the I/O channel is asynchronous to the CPU clock.
<b>RSTDRV</b> [Output]	This signal goes high during power-up, low line-voltage or hardware reset
<b>SA0 - SA19</b> [Input / Output]	The System Address lines run from bit 0 to 19. They are latched onto the falling edge of "BALE"
<b>LA17 - LA23</b> [Input/Output]	The Unlatched Address line run from bit 17 to 23
<b>SD0 - SD15</b> [Input/Output]	System Data bit 0 to 15
<b>BALE</b> [Output]	The Buffered Address Latch Enable is used to latch SA0 - SA19 onto the falling edge. This signal is forced high during DMA cycles
<b>-IOCHCK</b> [Input]	The I/O Channel Check is an active low signal which indicates that a parity error exist on the I/O board
<b>IOCHRDY</b> [Input, Open collector]	This signal lengthens the I/O, or memory read/write cycle, and should be held low with a valid address
<b>IRQ 3-7, 9-12, 14, 15</b> [Input]	The Interrupt Request signal indicates I/O service request attention. They are prioritized in the following sequence : (Highest) IRQ 9, 10, 11, 12, 13, 15, 3, 4, 5, 6, 7 (Lowest)
<b>-IOR</b> [Input/Output]	The I/O Read signal is an active low signal which instructs the I/O device to drive its data onto the data bus
<b>-IOW</b> [Input/Output]	The I/O write signal is an active low signal which instructs the I/O device to read data from the data bus
<b>-SMEMR</b> [Output]	The System Memory Read is low while any of the low 1 mega bytes of memory are being used
<b>-MEMR</b> [Input/Output]	The Memory Read signal is low while any memory location is being read
<b>-SMEMW</b> [Output]	The System Memory Write is low while any of the low 1 mega bytes of memory is being written
<b>-MEMW</b> [Input/Output]	The Memory Write signal is low while any memory location is being written
<b>DRQ 0-3, 5-7</b> [Input]	DMA Request channels 0 to 3 are for 8-bit data transfers. DMA Request channels 5 to 7 are for 16-bit data transfers. DMA request should be held high until the corresponding DMA has been completed. DMA request priority is in the following sequence:(Highest) DRQ 0, 1, 2, 3, 5, 6, 7 (Lowest)
<b>-DAK 0-3, 5-7</b> [Output]	The DMA Acknowledges 0 to 3, 5 to 7 are the corresponding acknowledge signals for DRQ 0 to 3 and 5 to 7
<b>AEN</b> [output]	The DMA Address Enable is high when the DMA controller is driving the address bus. It is low when the CPU is driving the address bus
<b>-REFRESH</b> [Input/Output]	This signal is used to indicate a memory refresh cycle and can be driven by the microprocessor on the I/O channel
<b>TC</b> [Output]	Terminal Count provides a pulse when the terminal count for any DMA channel is reached
<b>SBHE</b> [Input/Output]	The System Bus High Enable indicates the high byte SD8 - SD15 on the data bus

Name	Description
<b>-MASTER</b> [Input]	The MASTER is the signal from the I/O processor which gains control as the master and should be held low for a maximum of 15 microseconds or system memory may be lost due to the lack of refresh
<b>-MEMCS16</b> [Input, Open collector]	The Memory Chip Select 16 indicates that the present data transfer is a 1-wait state, 16-bit data memory operation
<b>-IOCS16</b> [Input, Open collector]	The I/O Chip Select 16 indicates that the present data transfer is a 1-wait state, 16-bit data I/O operation
<b>OSC</b> [Output]	The Oscillator is a 14.31818 MHz signal used for the color graphic card
<b>-ZWS</b> [Input, Open collector]	The Zero Wait State indicates to the microprocessor that the present bus cycle can be completed without inserting additional wait cycle

Table 3-9 I/O Channel Signal's Description

### 3.2.3 Hard Disk (IDE) Connector (CN4)

A 40-pin header type connector (CN4) is provided to interface with up to two embedded hard disk drives (IDE AT bus). This interface, through a 40-pin cable, allows the user to connect up to two drives in a "daisy chain" fashion. To enable or disable the hard disk controller, please use BIOS Setup program to select. The following table illustrates the pin assignments of the hard disk drive's 40-pin connector.




Figure 3-8 CN4: Hard Disk (IDE) Connector

Pin	Signal	Pin	Signal
1	-RESET	2	GROUND
3	DATA 7	4	DATA 8
5	DATA 6	6	DATA 9
7	DATA 5	8	DATA 10
9	DATA 4	10	DATA 11
11	DATA 3	12	DATA 12
13	DATA 2	14	DATA 13
15	DATA 1	16	DATA 14
17	DATA 0	18	DATA 15
19	GROUND	20	NOT USED
21	NOT USED	22	GROUND
23	-IOW	24	GROUND
25	-IOR	26	GROUND
27	-IORDY	28	BALE
29	NOT USED	30	GROUND
31	IRQ 14	32	-IOCS16
33	SA 1	34	NOT USED
35	SA 0	36	SA 2
37	-CS 0	38	-CS 1
39	HD LED	40	GROUND

Table 3-1 HDD Pin Assignment

### 3.2.4 FDD Port Connector (CN5)

The AR-B1375 and AR-B1376 provide a 34-pin header type connector for supporting up to two floppy disk drives.





Figure 3-9 CN5: FDD Port Connector

Pin	Signal	Pin	Signal
1-33(odd)	GROUND	18	DIRECTION
2	-REDUCED WRITE CURRENT	20	-STEP OUTPUT PULSE
4	NOT USED	22	-WRITE DATA
6	NOT USED	24	-WRITE ENABLE
8	-INDEX	26	-TRACK 0
10	-MOTOR ENABLE A	28	-WRITE PROTECT
12	-DRIVE SELECT B	30	-READ DATA
14	-DRIVE SELECT A	32	-SIDE 1 SELECT
16	-MOTOR ENABLE B	34	DISK CHANGE


Table 3-1 FDD Pin Assignment

### 3.2.5 Parallel Port Connector (CN6)

To use the parallel port, an adapter cable has connected to the CN6 (26-pin header type) connector. This adapter cable is mounted on a bracket and is included in your AR-B1375 or AR-B1376 package. The connector for the parallel port is a 25 pin D-type female connector.



Parallel Port Connector



D-Type Connector

Figure 3-10 CN6: Parallel Port Connector

CN6	DB-25	Signal	CN6	DB-25	Signal
1	1	-Strobe	2	14	-Auto Form Feed
3	2	Data 0	4	15	-Error
5	3	Data 1	6	16	-Initialize
7	4	Data 2	8	17	-Printer Select In
9	5	Data 3	10	18	Ground
11	6	Data 4	12	19	Ground
13	7	Data 5	14	20	Ground
15	8	Data 6	16	21	Ground
17	9	Data 7	18	22	Ground
19	10	-Acknowledge	20	23	Ground
21	11	Busy	22	24	Ground
23	12	Paper	24	25	Ground
25	13	Printer Select	26	--	No Connect

Table 3-1 Parallel Port Pin Assignment



### 3.2.6 Serial Port

#### (1) RS-232/RS-485 Select for COM-B (JP2)

JP2 select the on-board RS-232/RS-485 for COM B, if choose RS-232 connecting with CN7; if choose RS-485 connecting with J9.




Figure 3-11 JP2: RS-232/RS-485 Select for COM-B

#### (2) RS-485 Terminator (JP7)




Figure 3-12 JP7: RS-485 Terminator

#### (3) External RS-485 Adapter Select (J6 & J7)

J6 and J7 can be set independently. J7 selects COM A port and J6 selects COM A port. J6 selects the external RS-485 for COM B connecting with CN7. J7 selects the external RS-485 for COM A connecting with DB2.





Figure 3-13 J6 & J7: External RS-485 Adapter Select

#### (4) RS-485 Header (J9)

J9 is on-board RS-485 header. J9 pin assignments are as follows:



J9 (COM B)

Figure 3-14 J9: RS-485 Header

**(5) RS-232 Connector (CN7 & DB2)**

There are two serial ports with EIA RS-232 interface on the AR-B1375 or AR-B1376. COM A uses one on-board D-type 9-pin male connector (DB2) which is located at the right side of the card, and COM B uses one 10-pin header (CN7) which is located at the upper of the card. To configure these two serial ports, use the BIOS Setup program to do well, and adjust the jumpers on J6 and J7.

The pin assignments of the DB2 and CN7 for serial port A & B are as follows:




Figure 3-15 CN7 & DB2: RS-232 Connector

CN7	DB2	Signal	CN7	DB2	Signal
1	1	-DCD	2	6	-DSR
3	2	RXD	4	7	-RTS
5	3	TXD	6	8	-CTS
7	4	-DTR	8	9	-RI
9	5	GND	10	--	Not Used

Table 3-2 Serial Port Pin Assignment

**3.2.7 Reset Header (J1)**

J1 is used to connect to an external reset switch. Shorting these two pins will reset the system.




Figure 3-16 J1: Reset Header

**3.2.8 LED Header**

**(1) External Power LED Header (J2)**




Figure 3-17 J2: External Power LED Header

**(2) HDD LED Header (J8)**




Figure 3-18 J8: HDD LED Header


**(3) Watchdog LED Header (J10)**

Figure 3-19 J10: Watchdog LED Header

**3.2.9 Power Connector (J3)**

J3 is 8-pin power connector, you can directly connect the power supply to the on board power connector for stand alone applications.




Figure 3-20 J3: 8-Pin Power Connector

**3.2.10 External Speaker Header (J5)**

Besides the on board buzzer, you can use an external speaker by connecting J5 header directly.




Figure 3-21 J5: External Speaker Header



**3.2.11 External Battery****(1) Battery Charger Select (JP3)**

Figure 3-22 JP3: Battery Charger Select

**(2) External Battery Connector (J11)**


J11 allows users to connector an external 4.5 to 6 VDC battery to the AR-B1375 and AR-B1376 if the on-board battery is fully discharged. The SRAM disk will draw the battery current. The battery charger on AR-B1375 and AR-B1376 doesn't source charge current to the external battery, which connects to J11.



**Figure 3-23 J11: External Battery Connector**

**3.2.12 CPU Base Clock Select (JP1)**

The CPU base clock (Input clock) is twice of its operation clock.



**Figure 3-24 JP1: CPU Base Clock Select**

**3.2.13 DRAM Configuration**

There is two 32-bit memory banks on the AR-B1375/AR-B1376 board. It can only put one-side DRAM SIMM to SIMM Socket (Single-Line Memory Modules), which is designed to accommodate 256KX36 bit to 4MX36-SIMMs. This provides the user with up to 32MB of main memory. The 32-bit SIMM (without parity bit) also can be used on AR-B1375/AR-B1376 board. There are six on-board memory configurations available. Please refer to the following table for details:

SIMM1	SIMM2	Total Memory
256KX32 (X36)	None	1MB
256KX32 (X36)	256KX32 (X36)	2MB
256KX32 (X36)	1MX32 (X36)	5MB
256KX32 (X36)	4MX32 (X36)	17MB
1MX32 (X36)	None	4MB
1MX32 (X36)	256KX32 (X36)	5MB
1MX32 (X36)	1MX32 (X36)	8MB
1MX32 (X36)	4MX32 (X36)	20MB
4MX32 (X36)	None	16MB
4MX32 (X36)	256KX32 (X36)	17MB
4MX32 (X36)	1MX32 (X36)	20MB
4MX32 (X36)	4MX32 (X36)	32MB

**Table 3-3 DRAM Configuration**

## 4. CRT/LCD FLAT PANEL DISPLAY

This section describes the configuration and installation procedure using LCD and CRT display.

- Connecting the CRT Monitor
- LCD Flat Panel Display
- Supported LCD Panel

### 4.1 CONNECTING THE CRT MONITOR

#### 4.1.1 VGA Setting (JP5)

##### (1) IRQ 9 Used Select




Figure 4-1 JP5: IRQ 9 Used Select

##### (2) Zero Wait State





Figure 4-2 JP5: Zero Wait State (ZWS)

### 4.1.2 CRT Connector (DB1)

DB1 is used to connect with a VGA monitor when you are using the on-board VGA controller as display adapter. Pin assignments for the DB1 connector is as follows:

**NOTE:** DB1 on the AR-B1375 is not functional. Its function is always used on the AR-B1376 CPU board.



**Figure 4-1 DB1: CRT Connector**


### 4.2 LCD FLAT PANEL DISPLAY

This section describes the configuration and installation procedure for a LCD display. Skip this section if you are using a CRT monitor only.

Using the Flash Memory Writer utility to download the new BIOS file into the ROM chip to configure the BIOS default setting for different types of LCD panel. And then set your system properly and configure the AR-B1376 VGA module for the right type of LCD panel you are using.

If you are using a different LCD panel other than those listed, choose from the panel description column which type of LCD panel you are using.

The following shows the block diagram of using AR-B1376 for LCD display.



**Figure 4-2 LCD Panel Block Diagram**

The block diagram shows that the AR-B1376 still needs components to be used for LCD panel. The inverter board provides the control for the brightness and the contrast of the LCD panel while the inverter is the one that supplies the high voltage to drive the LCD panel. Each item will be explained further in the section.




Figure 4-3 LCD Panel Cable Installation Diagram

**NOTE:** Be careful with the pin orientation when installing connectors and the cables. A wrong connection can easily destroy your LCD panel. Pin 1 of the cable connector is indicated with a sticker and pin1 of the ribbon cable is usually has a different color.

### 4.2.1 Inverter Board Description

The inverter board is the one that supplies the high voltage signals to drive the LCD panel by converting the 12 volt signal from the AR-B1376 into high voltage AC signal for LCD panel. It can be installed freely on the space provided over the VR board. If the VR board is installed on the bracket, you have to provide a place to install the inverter board into your system.

### 4.2.2 LCD Connector

The AR-B1376 supports CRT colored monitor, STN, Dual-Scan, TFT, monochrome and color panels. It can be connected to create a compact video solution for the industrial environment. 1MB of RAM on-boarded allows a maximum CRT resolution of 1024X768 and a LCD resolution of 640X480 with 64K colors. For different VGA display modes, your monitor must possess certain characteristics to display the mode you want.

#### (1) DE/E Signal from M or LP Select (JP6)




Figure 4-4 JP6: DE/E Signal from M or LP Select

#### (2) LCD Control Connector (CN9)

CN9 is a 5-pin connector that attaches to the Contrast and Backlight board; its pin assignment is shown below:

**NOTE:** AR-B1375 doesn't provide this function.





Figure 4-5 CN9: LCD Control Connector

**(3) LCD Panel Display Connector (CN8)**

Attach a display panel connector to this 44-pin connector with pin assignments as shown below:

**NOTE:** AR-B1375 doesn't provide this function.



**Figure 4-6 CN8: LCD Display Connector**

Pin	Signal	Pin	Signal
1	GND	2	SHFCLK
3	GND	4	LP
5	FLM	6	GND
7	P0(B0)	8	P1(B1)
9	P2(B2)	10	P3(B3)
11	P4(B4)	12	P5(B5)
13	GND	14	P6(B6)
15	P7(B7)	16	P8(G0)
17	P9(G1)	18	P10(G2)
19	P11(G3)	20	GND
21	P12(G4)	22	P13(G5)
23	P14(G6)	24	P15(G7)
25	P16(R0)	26	P17(R1)
27	GND	28	P18(R2)
29	P19(R3)	30	P20(R4)
31	P21(R5)	32	P22(R6)
33	P23(R7)	34	GND
35	VCC	36	VCC
37	+12V	38	+12V
39	GND	40	GND
41	DE	42	ENBLK
43	GND	44	VEE

**Table 4-4 LCD Display Assignment**

**4.3 SUPPORTED LCD PANEL**

At present, this VGA card can provide a solution with an inverter board for the following list of standard LCD panels. Consult your Acrosser representative for new developments. When using other models of standard LCD panels in the market.

NO.	Manufacture	Model No.	Description
1	NEC	NL-6448AC30-10	TFT 9.4"
2	NEC	NL-6448AC32-10	TFT 10.2"
3	NEC	NL-6448AC33-10	TFT 10.4"
4	HITACHI	LMG5371	MONO 9.4" Dual Scan
5	HITACHI	LMG9200	DSTN 9.4"
6	HITACHI	LMG9400	DSTN 10.4"
7	ORION	OGM-640CN03C-S	DSTN 10.4"
8	SHARP	LQ10D321	TFT 10.4"

**Table 4-5 LCD Panel Type List**

**CAUTION:** 1. If you want to connect the LCD panel, you must update the AR-B1376's BIOS, then you can setup the corrected BIOS. Please contact Acrosser for the latest BIOS update.

2. If user needs to update the BIOS version or connect other LCD, please contact the sales department. The detail supported LCDs are listed in the Acrosser Web site, user can download the suitable BIOS. The address is as follows:

<http://www.acrosser.com>



## 5. INSTALLATION

This chapter describes the procedure of the utility diskette installation. The following topics are covered:

- Overview
- Utility Diskette
- Write Protect Function
- Watchdog Timer

### 5.1 OVERVIEW

This chapter provides information for you to set up a working system based on the AR-B1375/AR-B1376 CPU card. Please read the details of the CPU card's hardware descriptions before installation carefully, especially jumpers' settings, switch settings and cable connections.

Follow steps listed below for proper installation:

- Step 1 :** Read the CPU card's hardware description in this manual.
- Step 2 :** Install any DRAM SIMM onto the CPU card.
- Step 3 :** Set jumpers.
- Step 4 :** Make sure that the power supply connected to your passive CPU board back plane is turned off.
- Step 5 :** Plug the CPU card into a free AT-bus slot or PICMG slot on the back plane and secure it in place with a screw to the system chassis.
- Step 6 :** Connect all necessary cables. Make sure that the FDC, HDC, serial and parallel cables are connected to pin 1 of the related connector.
- Step 7 :** Connect the hard disk/floppy disk flat cables from the CPU card to the drives. Connect a power source to each drive.
- Step 8 :** Plug the keyboard into the keyboard connector.
- Step 9 :** Turn on the power.
- Step 10:** Configure your system with the BIOS Setup program then re-boot your system.
- Step 11:** If the CPU card does not work, turn off the power and read the hardware description carefully again.
- Step 12:** If the CPU card still does not perform properly, return the card to your dealer for immediate service.

### 5.2 UTILITY DISKETTE

AR-B1376 provides two VGA driver diskettes, supports WIN31 & WIN95. If your operation system is the other operation system, please attach Acrosser that will provide the technical supporting for the VGA resolution.

There are two diskettes: disk 1 is for WIN31 & MS-DOS VGA resolution; disk 2 is for WIN95 and SSD utility. Every diskette attach the README.\* file. The AR-B1375 attached the SSD utility only, if you use the AR-B1375 skip the section of VGA driver. Please refer to the file of README for any troubleshooting before install the driver.

## 5.2.1 VGA Driver

### (1) WIN 3.1 Driver

For the WIN31 operation system, user must in the DOS mode decompress the compress file. And then as to the steps:

- Step 1:** In the DOS mode execute the SETUP.EXE file.  
A: \>SETUP
- Step 2:** The screen shows the chip type, and press any key enter the main menu.
- Step 3:** There is 9 items for choice to setup. Please choose the <Windows Version 3.1> item, notice the function key defined. Press [ENTER] selected the <All Resolutions>, when this line appears [\*] symbol that means this item is selected. Press [End] starts to install.
- Step 4:** The screen will show the dialog box to demand user typing the WIN31's path. The default is C:\WINDOWS.
- Step 5:** Follow the setup steps' messages execute. As completed the setup procedure will generate the message as follow.
- Installation is done!
- Change to your Windows directory and type SETUP to run the Windows Setup program. Choose one of the new drivers marked by an \*. Please refer to the User's Guide to complete the installation.
- Step 6:** Press [Esc] key to return the main menu, and re-press [Esc] return to the DOS mode.
- Step 7:** User can enter the WIN31 so you can find the <Chips CPL> icon located in the {CONTROL PANEL} group.
- Step 8:** Adjust the <Refresh Rate>, <Cursor Animation>, <Font size>, <Resolution>, and <Big Cursor>.

### (2) WIN 95 Driver

For the WIN95 operating system, user must in the DOS mode decompress the compress file. And then as to the steps:

- Step 1:** Enter the WIN95 operation system, please choose the <SETTING> item of the <DISPLAY> icon in the {CONTROL PANEL}. Please select the <From Disk Install> item, and type the factory source files' path.  
A:\VGAW95
- Step 2:** And then you can find the <Chips and Tech 65550 PCI (new)> item, select it and click the <OK> button.
- Step 3:** Finally, user can find the <DISPLAY> icon adds the <Chips> item. You can select this item, and adjust the <Screen Resolution>, <Refresh Rate>, <Font Size>...and other functions. Please refer to the messages during installation.

## 5.2.2 SSD Utility

To support the AR-B1375/AR-B1376 solid-state disk's operations, the following files have been provided on the enclosed diskette's directory <SSD>.

### (A) PGM137x.EXE

PGM137x.EXE PGM137x.EXE is used to program the 12V FLASH EPROM after the ROM pattern files are generated by RFG.EXE. The PGM137x.EXE can also program the correctness of the ROM pattern files onto 5V FLASH EPROM (start from MEM1) or SRAM for testing the ROM pattern files.

To execute PGM137x.EXE, the main menu will be displayed on your screen. There are 8 options on the main menu.

#### **Quit to DOS**

Quits and exits to the DOS.

#### **OS Shell**

Exits from PGM137x temporarily to the DOS prompt. Type EXIT to return to PGM137x main menu.

#### **Load ROM File**

If this option is used, the PGM137x will prompt you for the ROM pattern file name. This option is useful if you have not previously entered a ROM pattern file name or if you wish to use a different ROM pattern file. The PGM137x will check and display the ROM file name, ROM file size, (FLASH) memory capacity and the number of ROM pattern files that will be loaded and copied onto the (FLASH) memory chips.

#### **Verify Memory**

If ROM pattern files were loaded without error, this option instructs PGM137x to verify the contents of (FLASH) memory chips with the current ROM pattern files.

#### **Program Memory**

If there are no mistakes in your ROM pattern file, then this menu option will erase (FLASH) memory, write the current ROM pattern files onto (FLASH) memory and verify data that was just written to (FLASH) memory, using the ROM pattern files.

#### **Memory Type/Mfr.**

Before you program the (FLASH) memory chips, make sure that the FLASH's type and manufactory match the one shown on the main menu. Otherwise, you can use this option to select the proper type and manufacture and instruct the program to use a right programming algorithm.

#### **Select PGM Chips**

Normally the PGM137x will program all ROM pattern files onto the FLASH memories with the ROM pattern files just loaded. But you can use this option to select which memory chips that you want to program and which memory chips need to be skipped. The PGM137x will only program the selected chips when writing data to the FLASH memory. This is very useful when some of the memory chip were verified and programmed previously.

#### **Select FLASH PLSCNTs**

If the 12V FLASHs have been programmed several times, please select the <Slowest> FLASH PLSCNT mode instead of <Standard> mode. In the <Slower> or <Slowest> mode, PGM137x.EXE will retry more times to program data onto the 12V FLASHs correctly. The default setting is <Slowest> mode.

### (B) WD137x.EXE

WD137x.EXE This program demonstrates how to enable and trigger the watchdog timer. It allows you to test the <TIMES-OUT & RESET> function when the watchdog timer is enabled.

**(C) WP137x.EXE**

WP137x.EXE This program demonstrates how to enable and disable software write protected function. It also shows the current protect mode of write or read only memory.

**(D) RFG.EXE**

RFG.EXE This program is used to generate ROM pattern files in a binary format. Each ROM pattern file has the same size as the FLASH or EPROM and can be easily programmed on to the FLASH with on-board programmer or on to EPROM with any EPROM programmer. If you have specified a DOS drive in the \*.PGF file, RFG will generate bootable ROM pattern files for the EPROM or FLASH disk. The RFG supports the following DOS:MS-DOS, PC-DOS, DR-DOS, and X-DOS.

---

**NOTE:** If you want to use AR-B137x with any DOS, which is not supported by RFG, please send your requirement to Acrosser Technology Co., Ltd. or contract with your local sales representative.

The RFG.EXE provided in the utility diskette is a program that converts the files you list in the PGF and convert them into ROM pattern file. The RFG will determine how many EPROMs are needed and generate the same number of ROM pattern files. These ROM pattern files are named with the name assigned by the ROM\_NAME in the PGF and the extension names are \*.R01, \*.R02....etc. To generate ROM pattern files.

The ROM File Generator main menu will be displayed on the screen. There are 7 options on the main menu. They serve the following functions:

**Quit to DOS**

Quits and exits to the DOS

**OS Shell**

Exits from the RFG temporarily to the DOS prompt. Type <EXIT> to return to the RFG main menu.

**Load PGF File**

If this option is used, the RFG will prompt you for the PGF file name. This option is useful if you have not previously entered a PGF name or you wish to use a different PGF file. The RFG will check and display the PGF filename, ROM pattern file name, EPROM capacity, DOS version and the number of ROM pattern files that will be generated.

**Type Current PGF File**

This option instructs the RFG to use the DOS type command to display the contents of the current PGF file.

**Generate ROM File(s)**

If there is no mistake in your \*.PGF file, then this menu option will generate ROM pattern files. The number of ROM pattern file generated by the RFG will depend on the total capacity needed by your files. For instance, if 3 files are generated, then you will need to use 3 EPROMs (The size depends upon the number stated in your PGF). The ROM pattern files will have the same file names, but will have different extension names. For example:

TEST.R01, TEST.R02, TEST.R03...etc.

**Display Error in PGF File**

This option displays errors that were detected in your PGF.

**Help to PGF File**

This option gives information on how to write a PGF file and how to generate ROM pattern files. An example PGF is also included.

Move the reverse video bar to <Generate ROM File(s)> then press [ENTER]. The ROM pattern file is a binary file. The file size will be the same size as the EPROM that you assigned in the PGF. For example, if you are using 128KX8 EPROM memory chips, then the size of ROM patterns file will be 131072 bytes. For other chips the file size will be:

64KX8 EPROM----65536 bytes  
256KX8 EPROM—262144 bytes  
512KX8 EPROM---524288 bytes  
1MX8 EPROM -----1048576 bytes

**(E) RFGDEMO.PGF**

RFGDEMO.PGF This file provides a sample PROGRAM GROUP FILE, which illustrates how to create ROM pattern files correctly.

The PGF is an ASCII text file that can be created by using any text editor, word processor or DOS <COPY CON> command. The PGF lists what files will be copied and if DOS is going to be copied. This file can have any DOS filename, but the extension name must be \*.PGF. For example, followings are valid filenames.

```
RFGDEMO.PGF
MYRFG.PGF
MSDOS.PGF
....
```

An examples of the \*.PGF file is as follow.

---

```
ROM_NAME=TEST1    ; ROM pattern file name is TEST1
                  ;The output file names will be TEST1.R01, TEST1.R02..etc.
DOS_DRIVE=C:      ; DOS system drive unit is drive C:
                  ;If user does not want to copy DOS
                  ;system files onto the ROM disk
                  ;write as DOS_DRIVE=NONE
ROM_SIZE=128      ;128 means 128KX8 (27C/29F010) EPROM size used
                  ;256 means 512KX8 (27C/29F020) EPROM size used
                  ;512 means 512KX8 (27C/29F040) EPROM size used
                  ;1024 means 1MX8 (27C080) EPROM size used
```

---

The following two files are options, which depend on whether the ROM disk is to be bootable, or not.

```
CONFIG.SYS
AUTOEXEC.BAT
```

;Below are user's files

```
A:\USER1.COM ; File USER1.COM on root of drive A:
USER2.EXE   ; File USER2.EXE on current directory & drive
C:\TTT\USER3.TXT ; File USER3.TXT on sub-directory TTT of drive C:
```

**5.3 WRITE PROTECT FUNCTION**

The AR-B1375 and AR-B1376 provide hardware and software write protect functions for small page 5V FLASH disk and only software write protected function for SRAM disk. This is to prevent your data on 5V FLASH or SRAM disk from accidental deletion or overwrite. If your FLASH/SRAM disk is write protected, any write operation to the protected FLASH/SRAM disk will get a write protect error:

```
Write protect error writing drive A
About, Retry, Fail?
```

### 5.3.1 Hardware Write Protect

To enable the hardware protect function for small page 5V FLASH disk, please refer to the "Switch Setting".

### 5.3.2 Software Write Protect

If you need the write protect function and sometimes you have to write or update data on your FLASH/SRAM disk, you can use the software write protect instead of hardware write protect. The software writes protect function is enabled or disabled by writing a data to an I/O port.

### 5.3.3 Enable the Software Write Protect

Writes data 08h to the base port+0 address

#### Example 1: (in assembly language)

```
MOV DX, 210H    ; If the base I/O address is 210H
MOV AL, 80H     ; Enable byte = 80h
OUT DX, AL
```

#### Example 2: (in BASICA language)

```
OUT &H210, &H80; REM If the base I/O address is 210h
```

#### Example 3: (in Turbo C language)

```
Outportb (0x210, 0x80);/*If the base I/O address is 210h*/
```

### 5.3.4 Disable the Software Write Protect

Writes data 0 to the base port+0 address

#### Example 1: (in assembly language)

```
MOV DX, 210H    ; If the base I/O address is 210h
MOV AL, 00H     ; Disable byte=00h
OUT DX, AL
```

#### Example 2: (in BASICA language)

```
OUT &H210, &H00; REM If the base I/O address is 210h
```

#### Example 3: (in Turbo C language)

```
Outportb (0x210, 0x00);/*If the base I/O address is 210h*/
```

## 5.4 WATCHDOG TIMER

This section describes how to use the Watchdog Timer, disabled, enabled, and trigger.

The AR-B1375/AR-B1376 is equipped with a programmable time-out period watchdog timer. User can use the program to enable the watchdog timer. Once you have enabled the watchdog timer, the program should trigger it every time before it times out. If your program fails to trigger or disable this timer before it times out because of system hang-up, it will generate a reset signal to reset the system. The time-out period can be programmed to be 3 to 42 seconds.




Figure 5-1 Watchdog Block Diagram

### 5.4.1 Watchdog Timer Setting

The watchdog timer is a circuit that may be used from your program software to detect crashes or hang-ups. Whenever the watchdog timer is enabled, the LED will blink to indicate that the timer is counting. The watchdog timer is automatically disabled after reset.

Once you have enabled the watchdog timer, your program must trigger the watchdog timer every time before it times-out. After you trigger the watchdog timer, it will be set to zero and start to count again. If your program fails to trigger the watchdog timer before time-out, it will generate a reset pulse to reset the system or trigger the IRQ15 signal to tell your program that the watchdog is times out.

The factor of the watchdog timer time-out constant is approximately 6 seconds. The period for the watchdog timer time-out period is between 1 to 7 timer factors.

If you want to reset your system when watchdog times out, the following table listed the relation of timer factors between time-out periods.

Time Factor	Time-Out Period (Seconds)
80H	3
81H	6
82H	12
83H	18
84H	24
85H	30
86H	36
87H	42

Table 5-1 Time-Out Setting

If you want to generate IRQ15 signal to warn your program when watchdog times out, the following table listed the relation of timer factors between time-out period. And if you use the IRQ15 signal to warn your program when watchdog timer out, please enter the BIOS Setup the <Peripheral Setup> menu, the <OnBoard PCI IDE> and <IDE Prefetch> these two items must set to **Primary**.

Time Factor	Time-Out Period (Seconds)
0C0H	3
0C1H	6
0C2H	12
0C3H	18
0C4H	24
0C5H	30
0C6H	36
0C7H	42

Table 5-2 Time-Out Setting

- NOTE:** 1. If you program the watchdog to generate IRQ15 signal when it times out, you should initial IRQ15 interrupt vector and enable the second interrupt controller (8259 PIC) in order to enable CPU to process this interrupt. An interrupt service routine is required too.
2. Before you initial the interrupt vector of IRQ15 and enable the PIC, please enable the watchdog timer previously, otherwise the watchdog timer will generate an interrupt at the time watchdog timer is enabled.

### **5.4.2 Watchdog Timer Enabled**

To enable the watchdog timer, you have to output a byte of timer factor to the watchdog register whose address is 214H or Base Port. The following is a BASICA program, which demonstrates how to enable the watchdog timer and set the time-out period at 24 seconds.

```
1000    REM Points to command register
1010        WD_REG% = 214H
1020    REM Timer factor = 84H (or 0C4H)
1030        TIMER_FACTOR% = %H84
1040    REM Output factor to watchdog register
1050        OUT WD_REG%, TIMER_FACTOR%
        .,etc.
```

### **5.4.3 Watchdog Timer Trigger**

After you enable the watchdog timer, your program must write the same factor as enabling to the watchdog register at least once every time-out period to its previous setting. You can change the time-out period by writing another timer factor to the watchdog register at any time, and you must trigger the watchdog before the new time-out period in next trigger. Below is a BASICA program which demonstrates how to trigger the watchdog timer:

```
2000    REM Points to command register
2010        WD_REG% = 214H
2020    REM Timer factor = 84H (or 0C4H)
2030        TIMER_FACTOR% = &H84
2040    REM Output factor to watchdog register
2050        OUT WD_REG%, TIMER_FACTOR%
        .,etc.
```

### **5.4.4 Watchdog Timer Disabled**

To disable the watchdog timer, simply write a 00H to the watchdog register.

```
3000    REM Points to command register
3010        WD_REG% = BASE_PORT%
3020    REM Timer factor = 0
3030        TIMER_FACTOR% = 0
3040    REM Output factor to watchdog register
3050        OUT WD_REG%, TIMER_FACTOR%
        ., etc.
```



## 6.SOLID STATE DISK

The section describes the various type SSDs' installation steps as follows. This chapter describes the procedure of the installation. The following topics are covered:

- Overview
- Switch Setting
- Jumper Setting
- ROM Disk Installation

### 6.1 OVERVIEW

The AR-B1375 and AR-B1376 provides three 32-pin JEDEC DIP sockets, which may be populated with up to 3MB of EPROM or 1.5MB of FLASH or 1.5MB of SRAM disk. It is ideal for diskless systems, high reliability and/or high speed access applications, controller for industrial or line test instruments, and etc.

If small page (less or equal 512 bytes per page) 5V FLASHs were used, you could format FLASH disk and copy files onto FLASH disk just like using a normal floppy disk. You can use all of the related DOS command (such as COPY, DEL...etc.) to update files on the 5V FLASH disk.

The write protect function allows you to prevent your data on small page 5V FLASH or SRAM disk from accidental deletion or overwrite.

An on-board Lithium battery or an external battery pack that could be connected ensures data retention of SRAM to the AR-B1375 and AR-B1376.

### 6.2 SWITCH SETTING

We will show the locations of the AR-B1375 and AR-B1376 switch, and the factory-default setting.

**CAUTION:** The switch setting needs to adjust with the jumpers setting, make sure the jumper settings and the switch setting are correct.




Figure 6-1 Switch & SSD Type Jumper Location

### 6.2.1 Overview

There is 1 DIP Switch located on the AR-B1375 and AR-B1376. It performs the following functions:




Figure 6-2 SW1: Switch Select

- SW1-1 Set the base I/O port address
- SW1-2 Set the starting memory address
- SW1-3 & SW1-4 Set the drive number of solid state disk
- SW1-5 & SW1-6 Set the used ROM memory chips

### 6.2.2 I/O Port Address Select (SW1-1)

SW1-1 is provided to select one of the four base port addresses for the watchdog timer and the solid state disk. The AR-B1375 and AR-B1376 occupy 6 I/O port addresses. Followings state selections of base port address.

SW1-1	Base Port	Solid State Disk	Watchdog
OFF (*)	210h	210h-213h	214h-215h
ON	290h	290h-293h	294h-295h

Table 6-1 I/O Port Address Select

### 6.2.3 SSD Firmware Address Select (SW1-2)

The AR-B1375's and AR-B1376's SSD firmware occupies 8KB of memory. SW1-2 is used to select the memory base address. You must select an appropriate address so that the AR-B1375 or AR-B1376 will not conflict with memory installed on other add-on memory cards. Additionally, be sure not to use shadow RAM area or EMM driver's page frame in this area.

SW1-2	Bank Memory Address
OFF (*)	C800:0 (8KB)
ON	D800:0 (8KB)

Table 6-2 SSD Firmware Address Select

If you are not going to use the solid state disk (SSD), you can use BIOS setup program to disable the SSD BIOS. The AR-B1375 or AR-B1376 will not occupy any memory address if the SSD BIOS is disabled.

If you are going to install the EMM386.EXE driver, please use the [X] option to prevent EMM386.EXE from using the particular range of segment address as an EMS page which is used by AR-B1375/AR-B1376. For example, write a statement in the CONFIG.SYS file as follow: (If the memory configuration of AR-B1375/AR-B1376 is C800:0)

```
DEVICE=C:\DOS\EMM386.EXE X=C800-C9FF
```

## 6.2.4 SSD Drive Number (SW1-3 & SW1-4)

The AR-B1375/AR-B1376's SSD can simulate one or two disk drives. You can assign the drive letter of the AR-B1375/AR-B1376 by configuring SW1-3 & SW1-4.

You can make the computer to boot from SSD by copying DOS into the SSD. If your SSD does not have DOS, the computer will boot from your hard disk or floppy disk. In this condition, the SSD BIOS of AR-B1375/AR-B1376 will set the drive letter of the SSD to the desired drive letter automatically.

The SSD BIOS will simulate one disk drive when only (FLASH) EPROM or SRAM (starting from MEM1 socket) is installed. The drive numbers with respect to the switch setting when the AR-B1375/AR-B1376 simulates single disk drives.

SW1-3	SW1-4	Occupies floppy disk number (SSD)
OFF (*)	OFF	0 or 1 (Note 1)
ON	OFF	0 or 2 (Note 2)
OFF	ON	0
ON	ON	0

Table 6-3 SSD Drive Number

**NOTE:** 1. If there is no DOS on this SSD, the disk number will be 1 (B:). If any DOS is found by the AR-B1375/AR-B1376 SSD BIOS, the disk number will be 0 (A:). But, you can change the disk number from 0 to 1 by pressing the <ESC> key during system bootup.

2. If there is no DOS on this SSD, the disk number will be 2 (C: or D: or...). If any DOS is found by AR-B1375/AR-B1376 SSD BIOS, the disk number will be 0 (A:). But, you can change the disk number from 0 to 2 by pressing the <ESC> key during system bootup.

### (1) Simulate 2 Disk Drive

When (FLASH) EPROM and SRAM are both used on the AR-B1375/AR-B1376, or you only have installed SRAM that does not start from MEM1 socket, the AR-B1375/AR-B1376 will simulate two disk drives. The drive numbers respect to those switch settings when AR-B1375/AR-B1376 simulates two disk drives.

SW1-3	SW1-4	Occupies floppy disk number	
		FLASH (EPROM)	SRAM
OFF	OFF	0 or 1 (Note 1)	2
ON	OFF	0 or 2 (Note 2)	3
OFF	ON	0	1
ON	ON	0	2

Table 6-4 SSD Drive Number for Simulate 2 Disk Drive

**NOTE:** 1. If there is no DOS on this SSD, the disk number will be 1 (B:). If any DOS is found by the AR-B1375/AR-B1376 SSD BIOS, the disk letter will be 0 (A:). But, you can change the disk number from 0 to 1 by pressing the <ESC> key during system bootup.

2. If there is no DOS on this SSD, the disk number will be 2 (C: or D: or...). If any DOS is found by the AR-B1375/AR-B1376 SSD BIOS, the disk number will be 0 (A:). But, you can change the disk number from 0 to 2 by pressing the <ESC> key during system bootup.

**(2) Disk Drive Name Arrangement**

If any logical hard disk drives exist in your system, there will also be a different disk number depending on which version DOS you are using.

The solid state disk drive number with there respective DOS drive designation are listed in table as follows. The solid state disk drive number is changeable as the DOS version. The following table expresses the variety.

Condition	Floppy disk No.				Logical hard disk			
	0	1	2	3	1	2	3	4
No Logical hard disk	A:	B:	C:	D:	--	--	--	--
1 Logical hard disk	A:	B:	C:	D:	E:	--	--	--
2 Logical hard disk	A:	B:	C:	D:	E:	F:	--	--
3 Logical hard disk	A:	B:	C:	D:	E:	F:	G:	--
4 Logical hard disk	A:	B:	C:	D:	E:	F:	G:	H:

Table 6-5 SSD Drive Number for DOS Version before 5.0

Condition	Floppy disk No.				Logical hard disk			
	0	1	2	3	1	2	3	4
No Logical hard disk	A:	B:	C:	D:	--	--	--	--
1 Logical hard disk	A:	B:	D:	E:	C:	--	--	--
2 Logical hard disk	A:	B:	E:	F:	C:	D:	--	--
3 Logical hard disk	A:	B:	F:	G:	C:	D:	E:	--
4 Logical hard disk	A:	B:	G:	H:	C:	D:	E:	F:

Table 6-6 SSD Drive Number for DOS Version 5.0 and Newer

**6.2.5 ROM Type Select (SW1-5 & SW1-6)**

SW1-5 & SW1-6 are used to select the memory type of ROM disk section.

SW1-5	SW1-6	EPROM Type
OFF	OFF	UV EPROM (27Cxxx)
ON	OFF	5V FLASH 29Fxxx (*Note)
OFF	ON	5V FLASH (29Cxxx & 28Eexxx)
ON	ON	12V FLASH (28Fxxx)

Table 6-7 ROM Type Select

**NOTE:** It is also used to perform the hardware write protection of small page 5V FLASH (29Cxxx or 28EExxx) disk.

## 6.3 JUMPER SETTING

Before installing the memory into memory sockets MEM1 through MEM3 (U31, U32 and U33 respectively), you have to configure the memory type which will be used (ROM/RAM) on the AR-B1375 and AR-B1376. Each socket is equipped with a jumper to select the memory type.

You can configure the AR-B1375 and AR-B1376 as a (FLASH) EPROM disk (ROM only), a SRAM disk (SRAM only) or a combination of (FLASH) EPROM and SRAM disk.

It is not necessary to insert memory chips into all of the sockets. The number of SRAM chips required depends on your RAM disk capacity. The number of EPROM chips required depends on the total size of files that you plan to copy onto the ROM disk and whether or not it will be bootable.

Insert the first memory chip into MEM1 if you are going to configure it as a ROM or SRAM disk. If you use a combination of ROM and RAM, then insert the (FLASH) EPROM chip starting with the MEM1, and insert the SRAM chips starting from the first socket which is configured as SRAM.

- M1:is used to configure the memory type of MEM1
- M2:is used to configure the memory type of MEM2
- M3:is used to configure the memory type of MEM3

**CAUTION:** When the power is turned off, please note the following precautions.

1. If your data has been stored in the SRAM disk, do not change the jumper position or data will be lost.
2. Make sure jumpers are set properly. If you mistakenly set the jumpers for SRAM and you have EPROM or FLASH installed, the EPROM or FLASH will drain the battery's power.




Figure 6-3 M1~M3 & JP4: Memory Type Setting

## 6.4 ROM DISK INSTALLATION

The section describes the various type SSDs' installation steps as follows. The jumper and switch adjust as SSD's different type to set.

### 6.4.1 UV EPROM (27Cxxx)

#### (1) Switch and Jumper Setting

**Step 1:** Use jumper block to set the memory type as ROM (FLASH).

**Step 2:** Select the proper I/O base port, firmware address, disk drive number and EPROM type on SW1.

**Step 3:** Insert programmed EPROM(s) or FLASH(s) chips into sockets starting at MEM1.




Figure 6-4 UV EPROM (27CXXX) Switch Setting




Figure 6-5 UV EPROM Jumper Setting

## (2) Software Programming

Use the UV EPROM, please refer to the follow steps:

- Step 1:** Turn on the power and boot DOS from hard disk drive or floppy disk drive.
- Step 2:** Making a Program Group File (\*.PGF file)
- Step 3:** Using the RFG.EXE to generate ROM pattern files, and counting the ROM numbers as the pattern files.
- Step 4:** In the DOS prompt type the command as follows.  
C: \>RFG [file name of PGF]
- Step 5:** In the RFG.EXE main menu, choose the <Load PGF File> item, that is user editing \*.PGF file.
- Step 6:** Choose the <Generate ROM File(s)>, the tools program will generate the ROM files, for programming the EPROMs.
- Step 7:** Program the EPROMs  
Using the instruments of the EPROM writer to load and write the ROM pattern files into the EPROM chips. Make sure that the EPROMs are verified by the program without any error.
- Step 8:** Install EPROM chips  
Be sure to place the programmed EPROMs (R01, R02....) into socket starting from MEM1 and ensure that the chips are installed in the sockets in the proper orientation.

### 6.4.2 Large Page 5V FLASH Disk

If you are using large page 5V FLASH as ROM disk, it is the same procedure as step 1 to step 4 of using the UV EPROM.

#### (1) Switch and Jumper Setting

- Step 1:** Use jumper block to set the memory type as ROM (FLASH).
- Step 2:** Select the proper I/O base port, firmware address, disk drive number and large page 5V FLASH type on SW1.
- Step 3:** Insert programmed EPROM(s) or FLASH(s) chips into sockets starting at MEM1.




Figure 6-6 5V Large FLASH (29FXXX) Switch Setting




Figure 6-7 Large Page 5V FLASH Jumper Setting

## (2) Software Programming

And then, you should create a PGF and generate ROM pattern files by using the RFG.EXE.

**Step 1:** Making a Program Group File (\*.PGF file)

**Step 2:** Generate ROM pattern files

**Step 3:** Turn off your system, and then install FLASH EPROMs into the sockets.

---

**NOTE:** Place the appropriate number of FLASH EPROM chips (the numbers depends on the ROM pattern files generated by RFG.EXE) into the socket starting from MEM1 and ensure that the chips are installed in the sockets in the proper orientation. Line up and insert the AR-B1375/AR-B1376 board into any free slot of your computer.

**Step 4:** Turn on your system, and Program FLASH EPROMs.

---

**NOTE:** The FLASH EPROM program is built-in the AR-B1375/AR-B1376 board. The FLASH EPROMs can be programmed on the AR-B1375/AR-B1376. Before programming the FLASH EPROMs, please insert at least the same number of FLASH EPROMs, please insert at least the same number of FLASH EPROMs, please insert at least the same number of FLASH chips as the ROM pattern files generated.

**Step 5:** The PGM137X.EXE file is a program that loads and writes the ROM pattern files onto the (FLASH) memory chips. To program the FLASH EPROM.

**Step 6:** In the DOS prompt type the command as follows.

```
C:\>PGM137X [ROM pattern file name]
```

**Step 7:** In the main menu, choose the <Load ROM File> item, that is the ROM\_NAME=[file name] in the \*.PGF file.

**Step 8:** Choose the <Program Memory> item, this item program will program the EPROMs.

---

**NOTE:** Move the reverse video bar to the <Program memory> option then press <ENTER>. PGM137X will write the ROM pattern files onto the (FLASH) memories. Ensure that data is verified by the PGM137X correctly.

**Step 9:** Reboot the system

---

**NOTE:** Reboot your computer by making a software or hardware reset.



### 6.4.3 Small Page 5V FLASH ROM Disk

#### (1) Switch and Jumper Setting

**Step 1:** Use jumper block to set the memory type as ROM (FLASH).

**Step 2:** Select the proper I/O base port, firmware address, disk drive number and EPROM type on SW1.

**Step 3:** Insert programmed EPROM(s) or FLASH(s) chips into sockets starting at MEM1.




Figure 6-8 5V FLASH (29CXXX & 28EEXXX) Switch Setting




Figure 6-9 5V FLASH (29CXXX & 28EEXXX) Jumper Setting

#### (2) Using Tool Program

If small page 5V FLASH EPROMs are used, it is the same procedure as step 1 to step 4 of using the UV EPROM:

**Step 1:** Making a Program Group File (\*.PGF file)

**Step 2:** Generating ROM pattern files

**Step 3:** Installing FLASH EPROMs

**Step 4:** Programming FLASH EPROMs

**Step 5:** Reboot system

**(3) Typing DOS Command**

You can use another way to format and copy files to the 5V FLASH EPROM. This method provides the convenience of using a RAM disk. You can use the DOS <FORMAT> and <COPY> command to format and copy files. Follow the following steps to format and copy files to the FLASH disk. it is the same procedure as step 1 to step 4 of using the UV EPROM.

**Step 1:** Turn on your computer, when the screen shows the SSD BIOS menu, please hit the [F1] key during the system boot-up, this enables you to enter the FLASH setup program. If the program does not show up, check the switch setting of SW1.

**Step 2:** Use <Page-Up>, <Page-Down>, <Right>, and <Left> arrow keys to select the correct FLASH memory type and how many memory chips are going to be used.

**Step 3:** Press the [F4] key to save the current settings.

**Step 4:** After the DOS is loaded, use the DOS [FORMAT] command to format the FLASH disk.

To format the disk and copy DOS system files to the disk.

```
C:\>FORMAT [ROM disk letter] /S /U
```

To format the disk without copying DOS system files.

```
C:\>FORMAT [ROM disk letter] /U
```

**Step 5:** Copy your program or files to the FLASH disk by using DOS [COPY] command.

---

**CAUTION:** It is not recommended that the user formatted the disk and copy files to the FLASH disk very often. Since the FLASH EPROM's write cycle life time is about 10,000 or 100,000 times, writing data to the FLASH too often will reduce the life time of the FLASH EPROM chips, especially the FLASH EPROM chip in the MEM1 socket.

**6.4.4 RAM Disk****(1) Switch and Jumper Setting**


**Step 1:** Use jumper block to set the memory type as ROM (FLASH).

**Step 2:** Select the proper I/O base port, firmware address, disk drive number on SW1.

**Step 3:** Insert programmed SRAM chips into sockets starting at MEM1.

---

**NOTE:** If you use the SRAM, please skip the SW1-5 & SW1-6 setting.



**Figure 6-10 SRAM Jumper Setting**

## (2) Software Programming

It is very easy to use the RAM disk. The RAM disk operates just like a normal floppy disk. A newly installed RAM disk needs to be formatted before files can be copied to it. Use the DOS command [FORMAT] to format the RAM disk.

**Step 1:** Use jumper block to select the memory type as SRAM refer.

**Step 2:** Select the proper I/O base port, firmware address and disk drive number on SW1.

**Step 3:** Insert SRAM chips into sockets starting from MEM1

**Step 4:** Turn on power and boot DOS from hard disk drive or floppy disk drive.

**Step 5:** Use the DOS command [FORMAT] to format the RAM disk. If you are installing SRAM for the first time.

To format the RAM disk and copy DOS system files onto the RAM disk.

```
C: \>FORMAT [RAM di sk l etter] /S /U
```

To format the RAM disk without copying DOS system files into the RAM disk.

```
C: \>FORMAT [RAM di sk l etter] /U
```

**Step 6:** Use the DOS command [COPY] to copy files onto the RAM disk. For example, if you want to copy file <EDIT.EXE> to the RAM disk from drive C: and the RAM disk is assigned as drive A:.

```
COPY C: EDI T. EXE A:
```

---

**NOTE:** In addition, you can use any other DOS command to operate the RAM disk.

### 6.4.5 Combination of ROM and RAM Disk

The AR-B1375/AR-B1376 can be configured as a combination of one ROM disk and one RAM disk. Each disk occupies a drive unit.

**Step 1:** Use jumper block to select the proper ROM/RAM configuration you are going to use.

**Step 2:** Insert the first programmed EPROM into the socket mem1, the second into the socket MEM2, etc.

**Step 3:** Insert the SRAM chips starting from the first socket assigned as SRAM.

**Step 4:** Select the proper I/O base port, firmware address and disk drive number on SW1.

**Step 5:** Turn on power and boot DOS from hard disk drive or floppy disk drive.

**Step 6:** Use the DOS command [FORMAT] to format the RAM disk.

```
C: \>FORMAT [RAM di sk l etter] /U
```

**Step 7:** If 5V FLASH (small page) is being used for the first time.

And then use the DOS command [FORMAT] to format the FLASH disk.

**Step 8:** If large page 5V FLASH is being installed for the first time, please use the FLASH programming utility RFG.EXE to program ROM pattern files.

---

**NOTE:** Users can only boot DOS from the ROM disk drive if the AR-B1375/AR-B1376 is configured as a ROM and a RAM disk. You don't need to copy DOS onto the RAM disk.



## 7. BIOS CONSOLE

This chapter describes the AR-B1375/AR-B1376 BIOS menu displays and explains how to perform common tasks needed to get up and running, and presents detailed explanations of the elements found in each of the BIOS menus. The following topics are covered:

- BIOS Setup Overview
- Standard CMOS Setup
- Advanced CMOS Setup
- Advanced Chipset Setup
- Power Management Setup
- PCI / Plug and Play Setup
- Peripheral Setup
- Auto-Detect Hard Disks
- Password Setting
- Load Default Setting
- BIOS Exit
- BIOS Update

### 7.1 BIOS SETUP OVERVIEW

BIOS is a program used to initialize and set up the I/O system of the computer, which includes the ISA bus and connected devices such as the video display, diskette drive, and the keyboard.

The BIOS provides a menu-based interface to the console subsystem. The console subsystem contains special software, called firmware that interacts directly with the hardware components and facilitates interaction between the system hardware and the operating system.

The BIOS Default Values ensure that the system will function at its normal capability. In the worst situation the user may have corrupted the original settings set by the manufacturer.

After the computer turned on, the BIOS will perform a diagnostics of the system and display the size of the memory that is being tested. Press the [Del] key to enter the BIOS Setup program, and then the main menu will show on the screen.

The BIOS Setup main menu includes some options. Use the [Up/Down] arrow key to highlight the option that you wish to modify, and then press the [Enter] key to assure the option and configure the functions.




Figure 7-1 BIOS: Setup Main Menu

- CAUTION:**
1. AR-B1375/AR-B1376 BIOS the factory-default setting is used to the <Auto Configuration with Optimal Settings> Acrosser recommends using the BIOS default setting, unless you are very familiar with the setting function, or you can contact the technical support engineer.
  2. If the BIOS loss setting, the CMOS will detect the <Auto Configuration with Fail Safe Settings> to boot the operation system, this option will reduce the performance of the system. Acrosser recommends choosing the <Auto Configuration with Optimal Setting> in the main menu. The option is best-case values that should optimize system performance.
  3. The BIOS settings are described in detail in this section.

## 7.2 STANDARD CMOS SETUP

The <Standard CMOS Setup> option allows you to record some basic system hardware configuration and set the system clock and error handling. If the CPU board is already installed in a working system, you will not need to select this option anymore.



Figure 7-2 BIOS: Standard CMOS Setup

### Date & Time Setup

Highlight the <Date> field and then press the [Page Up] / [Page Down] or [+] / [-] keys to set the current date. Follow the month, day and year format.

Highlight the <Time> field and then press the [Page Up] / [Page Down] or [+] / [-] keys to set the current date. Follow the hour, minute and second format.

The user can bypass the date and time prompts by creating an AUTOEXEC.BAT file. For information on how to create this file, please refer to the MS-DOS manual.

### Floppy Setup

The <Standard CMOS Setup> option records the types of floppy disk drives installed in the system.

To enter the configuration value for a particular drive, highlight its corresponding field and then select the drive type using the left-or right-arrow key.

### Hard Disk Setup

The BIOS supports various types for user settings, The BIOS supports <Pri Master> and <Pri Slave> so the user can install up to two hard disks. For the master and slave jumpers, please refer to the hard disk's installation descriptions and the hard disk jumper settings.

You can select <AUTO> under the <TYPE> and <MODE> fields. This will enable auto detection of your IDE drives during bootup. This will allow you to change your hard drives (with the power off) and then power on without having to reconfigure your hard drive type. If you use older hard disk drives which do not support this feature, then you must configure the hard disk drive in the standard method as described above by the <USER> option.

### Boot Sector Virus Protection

This option protects the boot sector and partition table of your hard disk against accidental modifications. Any attempt to write to them will cause the system to halt and display a warning message. If this occurs, you can either allow the operation to continue or use a bootable virus-free floppy disk to reboot and investigate your system. The default setting is <Disabled>. This setting is recommended because it conflicts with new operating systems. Installation of new operating system requires that you disable this to prevent write errors.

## 7.3 ADVANCED CMOS SETUP

The <Advanced CMOS SETUP> option consists of configuration entries that allow you to improve your system performance, or let you set up some system features according to your preference. Some entries here are required by the CPU board ' s design to remained in their default settings.



Figure 7-3 BIOS: Advanced CMOS Setup

**Pri Master ARMD Emulated as**  
**Pri Slave ARMD Emulated as**  
**Sec Master ARMD Emulated as**  
**Sec Slave ARMD Emulated as**

These options are used to emulate removable drives. ARMD stands for Atapi Removable Media Device. The settings are Floppy or Hard Disk. The Optimal and Fail-Safe default settings are Floppy. For IOMEGA IDE zip drive, set the emulation to Floppy. For IOMEGA ATAPI zip drive, set the emulation to Hard Disk.

**1st Boot Device**  
**2nd Boot Device**  
**3rd Boot Device**  
**4rd Boot Device**

These options determine where the system looks first for an operating system

**Try Other Boot Devices**

This option can boot from other devices when default setting boot is failed.

**S.M.A.R.T for Hard Disks**

S.M.A.R.T is abbreviation of Self-Monitoring Analysis and Reporting Technology. It is reliable and precautions technology. When Hard Disk disorder, it prevents Hard Disk from the loss of data.

**IDE Drive BootUP Order**

Select IDE boot order IDE0(Pri. Master) IDE1(Pri. Slave) IDE2(Sec. Master) IDE3(Sec. Slave)

**Quick Boot**

Set this option to Enabled to permit AMIBIOS to boot within 5 seconds. The settings are Disabled or Enabled. The Optimal default setting is Enabled. The Fail-Safe default setting is Disabled.

**Boot Up CPU Speed**

Set CPU Bootup speed.

**Boot Up Num-Lock**

This item is used to activate the Num-Lock function upon system boot. If the setting is on, after a boot, the Num-Lock light is lit, and user can use the number key.

**Turbo Switch**

Set the turbo switch to the enabled/disabled Turbo Switch function to slow or speed up the system speed.

**Floppy Drive Swap**

The option reverses the drive letter assignments of your floppy disk drives in the Swap A, B setting, otherwise leave on the default setting of **Disabled** (No Swap). This works separately from the BIOS Features floppy disk swap feature. It is functionally the same as physically interchanging the connectors of the floppy disk drives. When the setting is **<Enabled>**, the BIOS will be swapped floppy drive assignments so that Drive A becomes Drive B, and Drive B becomes Drive A under DOS.

**Floppy Drive Seek**

If the <Floppy Drive Seek> item is setting **Enabled**, the BIOS will seek the floppy <A> drive one time upon bootup.

**Floppy Access Control**

This option sets the Floppy to Read-only or Read-Write.

**HDD Access Control**

This option sets the HDD to Read-only or Read-Write. During Read-only, if you try to write on the HDD, the system will halt.

**PS/2 Mouse Support**

The setting of **Enabled** allows the system to detect a PS/2 mouse on boot up. If detected, IRQ12 will be used for the PS/2 mouse. IRQ 12 will be reserved for expansion cards if a PS/2 mouse is not detected. **Disabled** will reserve IRQ12 for expansion cards and therefore the PS/2 mouse will not function.



**Typematic Rate**

This item specifies the speed at which a keyboard keystroke is repeated.

**System Keyboard**

This function specifies that a keyboard is attached to the computer.

**Primary Display**

The option is used to set the type of video display card installed in the system.

**Password Check**

This option enables password checking every time the computer is powered on or every time the BIOS Setup is executed. If **Always** is chosen, a user password prompt appears every time the computer is turned on. If **Setup** is chosen, the password prompt appears if the BIOS executed.

**Parity Check**

Set this option to **Enabled** to check the parity of all system memory.

**Boot to OS/2**

When using the OS/2 operating system, you need to Yes this option otherwise leave this on the setup default of *No*.

**Wait for 'F1' If Error**

AMIBIOS POST error messages are followed by:

Press <F1> to continue

If this option is set to **Disabled**, the AMIBIOS does not wait for you to press the <F1> key after an error message.

**Hit 'DEL' Message Display**

Set this option to **Disabled** to prevent the message as follows:

Hit 'DEL' if you want to run setup

It will prevent the message from appearing on the first BIOS screen when the computer boots.

**System BIOS Cacheable**

**Enabled** this option to enhance system performance by shadowing and caching system BIOS shadow functions will be ignored.

**Shadow Memory**

Each of segments provides three options **Disabled**, **Enabled**, and **Cached** for faster adapter's ROM executions. However this shadow function is Chipset oriented and dependent on system hardware feature. In general, C000 64K will be allocated for VGA BIOS and set to **Cached** to get higher display performance by shadowing and caching feature. If user chooses **Enabled** setting, only BIOS shadow function is active.

**INTERNAL\_FLASH\_DISK**

Select Internal Flash Disk address or DOC.

**Power On WatchDog Controlle**

Disable enable the time-out function of M6117D watchdog timer. The watchdog timer can either be setup in the BIOS or can be configured by writing directly to the watchdog registers. If the watchdog control by software is preferred than disable the watchdog in the BIOS setup.

## 7.4 ADVANCED CHIPSET SETUP

This option controls the configuration of the board's chipset. Control keys for this screen are the same as for the previous screen.



Figure 7-4 BIOS: Advanced Chipset Setup

### AT Bus Clock

This option sets the polling clock speed of ISA Bus (PC/104).

- NOTE:**
1. PCLK means the CPU inputs clock.
  2. Acrosser recommends user setting at the range of 8MHz to 10MHz.

### Slow Refresh

This option sets the DRAM refresh cycle time.

### Memory Hole at 15-16 M

This option specifies the range 15MB to 16MB in memory that cannot be addressed on the ISA bus.

### RAS Precharge time

The DRAM RAS precharge time.

### RAS Active Time Insert Wait

Inserts one wait state if enabled in the amount of active time needed for Row Address Strobe during refresh. Disabling this option increases performance.

### CAS Precharge Time Insert Wait

Inserts one wait state. Determines the number of CPU clock cycles allocated for the CAS signal to accumulate its charge before EDO DRAM is allowed to precharge. If insufficient time is allowed, refresh may be incomplete and data lost.

### Memory Write Insert Wait

ISA bus memory write insert wait

### Memory Miss Read Insert Wait

Select Enabled if the installed DRAM requires additional wait states. Do not change from the default setting unless you are experiencing memory errors.

**ISA Write cycle end Insert Wait**

If you have add-on RAM in an ISA expansion slot, select Enabled to allow additional time for the slower throughput of the ISA bus.

**I/O Recovery**

If I/O Recovery Feature options is enabled, the BIOS inserts a delay time between two I/O commands. The delay time is defined in I/O Recovery Period option.

**I/O Recovery Period**

When enabled, more I/O wait states are inserted. A transfer from IDE hard-drive to memory happens without any handshaking, meaning the data has to be present (in the cache of the hard disk) when the CPU wants to read them from an I/O Port. This is called PIP (Programmed I/O) and works with a REP INSW assembler instruction. Now I/O Recovery Time enabled adds some wait states to this instruction. When disabled, the harddrive is a lot faster. Note that there is a connection between I/O Recovery Time and AT BUS Clock Selection. For example, if the AT BUS Clock is set to 8 MHZ and you have a normal hard disk, I/O Recovery Time can be turned off, resulting in a higher transfer rate from hard disk.

**On-Chip I/O Recovery**

Select Enabled to allow extra preparation time between I/O cycles controlled by the M6117D chip.

**16Bit ISA Insert Wait**

Your system quite possibly has much higher performance than some of your input/output (I/O) devices. This means that unless the system is instructed to allow more time, more wait states, for devices to respond, it might think the device has malfunctioned and stop its request for I/O. If all your I/O devices are capable, then disabling this setting could result in greater throughput. Otherwise, data could be lost.

**Watch Dog Time Output Control**

Choose the time-out period 1/2/4/8/16/32/64/128/256/512 seconds. The watchdog timer is a down timer. If set to 16 seconds it will count down to 0 and invoke a RESET, NMI or IRQ. If during the countdown period the watchdog receives a reset signal it aborts the countdown and starts a new countdown sequence from 16.

**Watch Dog TimeOut Control**

This defines the action that will be undertaken once the watchdog has timed out. The action can be either RESET, NMI or IRQ 3/4/5/6/7/9/10/11/12/14/15..

## 7.5 POWER MANAGEMENT SETUP

This section is used to configure power management features. This <Power management Setup> option allows you to reduce power consumption. This feature turns off the video display and shuts down the hard disk after a period of inactivity.




Figure 7-5 BIOS: Power Management Setup

### Power Management Mode

**Enabled** this option is to enable the power management (Advanced Power Management) features.

### Standby Time Out

### Suspend Time Out

These options specify the length of the period of system inactivity when the computer is already in Standby mode before the computer is placed on Suspend mode. In Suspend mode, nearly all power use is curtailed.

### Video Power Down Mode

This option specifies the power management state that the video subsystem enters after specified period of display inactivity has expired.

## 7.6 PCI / PLUG AND PLAY SETUP

This section is used to configure PCI / Plug and Play features. The <PCI & PNP Setup> option configures the PCI bus slots. All PCI bus slots on the system use INTA#, thus all installed PCI cards must be set to this value.




Figure 7-6 BIOS: PCI / Plug and Play Setup

### Plug and Play Aware O/S

Set this option to Yes if the operating system installed in the computer is Plug and Play-aware. The BIOS only detects and enables PnP ISA adapter cards that are required for system boot. The Windows 95 operating system detects and enables all other PnP-aware adapter cards. Windows 95 is PnP-aware. Set this option <No> if the operating system (such as DOS, OS/2, Windows 3.x) does not use PnP. You must set this option correctly or PnP-aware adapter cards installed in your computer will not be configured properly.

### PCI Latency Timer (PCI Clocks)

This option sets latency of all PCI devices on the PCI bus. The settings are in units equal to PCI clocks.

**PCI VGA Palette Snoop**

This item is for BIOS to snoop the appearance of VGA palette, and modify it when necessary.

**PCI IDE Bus Master**

When **Enabled** this option specifies that the IDE controller on the PCI local bus has bus mastering capability.

**DMA & IRQ**

These options specify the bus that the named IRQs/DMA lines are used on. These options allow you to specify IRQs/DMA for use by legacy ISA adapter cards. These options determine if the BIOS should remove an IRQ/DMA from the pool of availability of IRQs/DMA passed to the BIOS configurable devices. If more IRQs/DMA must be removed from the pool, the end user can use these PCI/PnP Setup options to remove the IRQ/DMA by assigning the option to the ISA/EISA setting. The onboard I/O is configurable with BIOS.

**Reserved memory Size**

This option specifies the size of the memory area reserved for legacy ISA adapter cards.

**Reserved memory Address**

This option specifies the beginning address (in hex) of the reserved memory area. The specified ROM memory area is reserved for use by legacy ISA adapter cards.

**USB Function**

This option can enable ALL USB Port, Disabled USB function.

**USB Legacy Support**

These options are used to **Enabled** the USB function and it's only useful in the DOS mode. The USB function sets **Enabled** will occupy IRQ10.

**Dummy**

Enabled or Disabled DUMMY function.

**7.7 PERIPHERAL SETUP**

This section is used to configure peripheral features.



Figure 7-7 BIOS: Peripheral Setup

**Hard disk Delay**

Delay for a connected SCSI HDD (Secs). The length of time in seconds the BIOS will wait for a SCSI hard disk to be ready for operation. If the hard drive is not ready, the SCSI BIOS might not detect the hard drive correctly. The range is from 0-15 seconds.

**OnBoard IDE**

This option is to set up the operating mode of IDE controller. If the main board offers the enhanced I/O port, the choice should be *<Enabled>*.

**OnBoard FDC**

This option enables the floppy drive controller on the AR-B1375/AR-B1376.

**On Board Serial Port 1****On Board Serial Port 2**

This item allows you to set the input/output address and interrupt request line (IRQ) for the onboard serial port (COM1/COM2) controller.

**Serial Port 2 Mode**

This item allows you to determine the Infrared (IR) function of the onboard input/output chip.

**OnBoard Parallel Port**

This option enables the parallel port on the AR-B1375/AR-B1376.

**Parallel Port Mode**

This option specifies the parallel port mode, ECP and EPP are both bi-directional data transfer schemes that adhere to the IEEE1284 specifications.

**Parallel Port IRQ**

This option is only valid if the Onboard Parallel Port option is not set to *Disabled*. This option sets the IRQ used by the parallel port.

**Parallel Port DMA Channel**

This option is only available if the setting for the parallel Port Mode option is ECP.

## 7.8 AUTO-DETECT HARD DISKS

This option detects the parameters of an IDE hard disk drive, and automatically enters them into the Standard CMOS Setup screen.

## 7.9 PASSWORD SETTING

This BIOS Setup has an optional password feature. The system can be configured so that all users must enter a password every time the system boots or when BIOS Setup is executed. User can set either a Supervisor password or a User password.

Select the appropriate password icon (Supervisor or User) from the Security section of the BIOS Setup main menu. Enter the password and press [Enter]. The screen does not display the characters entered. After the new password is entered, retype the new password as prompted and press [Enter].

If the password confirmation is incorrect, an error message appears. If the new password is entered without error, press [Esc] to return to the BIOS Main Menu. The password is stored in CMOS RAM after BIOS completes. The next time the system boots, you are prompted for the password function is present and is enabled.

Enter new supervisor password:

## 7.10 LOAD DEFAULT SETTING

In this section permit user to select a group of setting for all BIOS Setup options. Not only can you use these items to quickly set system configuration parameters, you can choose a group of settings that have a better chance of working when the system is having configuration related problems.

### 7.10.1 Auto Configuration with Optimal Setting

User can load the optimal default settings for the BIOS. The Optimal default settings are best-case values that should optimize system performance. If CMOS RAM is corrupted, the optimal settings are loaded automatically.

Load high performance settings (Y/N) ?

### 7.10.2 Auto Configuration with Fail Safe Setting

User can load the Fail-Safe BIOS Setup option settings by selecting the Fail-Safe item from the Default section of the BIOS Setup main menu.

The Fail-Safe settings provide far from optimal system performance, but are the most stable settings. Use this option as a diagnostic aid if the system is behaving erratically.

Load fail safe settings (Y/N) ?

## 7.11 BIOS EXIT

This section is used to exit the BIOS main menu in two types situation. After making your changes, you can either save them or exit the BIOS menu and without saving the new values.

### 7.11.1 Save Settings and Exit

This item set in the <Standard CMOS Setup>, <Advanced CMOS Setup>, <Advanced Chipset Setup> and the new password (if it has been changed) will be stored in the CMOS. The CMOS checksum is calculated and written into the CMOS.

As you select this function, the following message will appear at the center of the screen to assist you to save data to CMOS and Exit the Setup.

Save current settings and exit (Y/N) ?

### 7.11.2 Exit Without Saving

When you select this option, the following message will appear at the center of the screen to help to Abandon all Data and Exit Setup.

Quit without saving (Y/N) ?

## 7.12 BIOS UPDATE

The BIOS program instructions are contained within computer chips called FLASH ROMs that are located on your system board. The chips can be electronically reprogrammed, allowing you to upgrade your BIOS firmware without removing and installing chips.

The AR-B1375/AR-B1376 provides FLASH BIOS update function for you to easily upgrade newer BIOS version. Please follow the operating steps for updating new BIOS:

**Step 1:** Turn on your system and don't detect the CONFIG.SYS and AUTOEXEC.BAT files. Keep your system in the real mode.

**Step 2:** Insert the FLASH BIOS diskette into the floppy disk drive.



**Step 3:** In the MS-DOS mode, you can type the AMIFLASH program.

A:\>AMIFLASH

**Step 4:** The screen will show the message as follow:

Enter the BIOS File name from which Flash EPROM will be programmed. The File name must and with a <ENTER> or press <ESC> to exit.

**Step 5:** And then please enter the file name to the box of <Enter File Name>. And the box of <Message> will show the notice as follow. In the bottom of this window always show the gray statement.

Flash EPROM Programming is going to start. System will not be usable until Programming of Flash EPROM is successfully complete. In case of any error, existing Flash EPROM must be replaced by new program Flash EPROM.

**Step 6:** As the gray statement, press the <Y> key to updating the new BIOS. And then the <Message> box will show the <Programming Flash EPROM>, and the gray statement shows <Please Wait>.

**Step 7:** The BIOS update is successful, the message will show <Flash Update Completed - Pass>.

- 
- NOTE:**
1. After turn on the computer and the system didn't detect the boot procedure, please press the [F5] key immediately. The system will pass the CONFIG.SYS and AUTOEXEC.BAT files.
  2. The BIOS Flash disk is not the standard accessory. Now the onboard BIOS is the newest BIOS, if user needs adding some functions in the future please contact technical supporting engineers, they will provide the newest BIOS for updating.
  3. The file of **AMIFLASH.EXE had to Version 6.31.**
  4. The BIOS Flash disk is not the standard accessory. It supports to add some functions, if it is necessary to update in the future. User can download the suitable BIOS. The address is as follows:

<http://www.acrosser.com>



## 8. SPECIFICATIONS & SSD TYPES SUPPORTED

### 8.1 SPECIFICATIONS

<b>CPU &amp; Chipset:</b>	ALI M6117, 33/40 MHz
<b>Bus Interface:</b>	ISA and PC/104 bus
<b>DRAM:</b>	Supports up to 32MB (two 72-pin SIMMs)
<b>CRT/LCD Display:</b>	1 MB RAM (1024X768/256 colors) with 10-pin and 44-pin header
<b>HDC:</b>	Supports two IDE type hard disk drives
<b>FDC:</b>	Supports two 5.25" or 3.5" floppy disk drives
<b>Serial Port:</b>	1 RS-232C port with DB-9 male connector 1 RS-232C/RS-485 with DB-9 male connector and 3-pin header
<b>Parallel Port:</b>	1 bi-directional centronics type parallel port
<b>Keyboard:</b>	PC/AT compatible keyboard with 6-pin mini-din connector
<b>Speaker:</b>	On-board Buzzer and external speaker with 4 pin header
<b>Real Time Clock:</b>	BQ3287MT or compatible chips
<b>BIOS:</b>	Legal flashed system and video BIOS
<b>Watchdog:</b>	Programmable watchdog timer
<b>Solid State Disk:</b>	1.5MB/3MB Flash/SRAM/EPROM disk (3 sockets)
<b>DMA Channels:</b>	7 DMA channels
<b>Interrupt Levels:</b>	15 vectored interrupt levels
<b>Bus Speed:</b>	7.159MHz
<b>LED Indicator:</b>	Power LED, hard disk LED, and watchdog LED
<b>Power Connector:</b>	One 8-pin (2.5mm) power connector
<b>Power Req.:</b>	+5V, 1.2A maximum (1 A maximum on AR-B1375)
<b>Operating Temp.:</b>	0 to 60 degree C. (140 degree F.)
<b>Storage Temp.:</b>	-25 to 85 degree C.
<b>Humidity:</b>	0 to 95% (non-condensing)
<b>PC Board:</b>	6 layers
<b>Dimensions:</b>	185 mmX122mm (7.29"X4.80")
<b>Weight:</b>	AR-B1375 –260g (w/o memory chips & DRAM SIMMs) AR-B1376 –285g (w/o memory chips & DRAM SIMMs)

### 8.2 SSD TYPES SUPPORTED

The following list contains SRAMs supported by the AR-B1375/AR-B1376:

AKM	AKM628128	(128Kx8, 1M bits)
HITACHI	HM628128	(128Kx8, 1M bits)
NEC	UPD431000A	(128Kx8, 1M bits)
SONY	CXK581000P/M	(128Kx8, 1M bits)
HITACHI	HM628512	(512Kx8, 4M bits)
NEC	UPD434000	(512Kx8, 4M bits)
SONY	CXK584000P/M	(512Kx8, 4M bits)

The following list contains large page 5V FLASHs supported by the AR-B1375/AR-B1376:

AMD	Am29F512	(64Kx8, 512K bits)
AMD	Am29F010	(128Kx8, 1M bits)
AMD	Am29F020	(256Kx8, 2M bits)
AMD	Am29F040	(512Kx8, 4M bits)

The following list contains small page 5V FLASHs supported by the AR-B1375/AR-B1376:

ATMEL	AT29C512	(64Kx8, 512K bits)
SST	PH29EE512	(64Kx8, 512K bits)
ATMEL	AT29C010	(128Kx8, 1M bits)
SST	28EE010	(128Kx8, 1M bits)
SST	28EE011	(128Kx8, 1M bits)
SST	PH29EE010	(128Kx8, 1M bits)
WINBOND	W29EE011	(128Kx8, 1M bits)
ATMEL	AT29C020	(256Kx8, 2M bits)
ATMEL	AT29C040	(512Kx8, 4M bits)
ATMEL	AT29C040A	(512Kx8, 4M bits)
SST	PH28SF040	(512Kx8, 4M bits)

The following list contains EPROMs supported by the AR-B1375/AR-B1376:

AMD	Am27C010	(128Kx8, 1M bits)
ATMEL	AT27C010	(128Kx8, 1M bits)
FUJITSU	MBM27C1001	(128Kx8, 1M bits)
HITACHI	HN27C101	(128Kx8, 1M bits)
INTEL	D27C010	(128Kx8, 1M bits)
MITSHUBISHI	M5M27C101	(128Kx8, 1M bits)
NEC	D27C1001	(128Kx8, 1M bits)
NS	NM27C010	(128Kx8, 1M bits)
SGS-THOMSON	M27C1001	(128Kx8, 1M bits)
TI	TMS27C010	(128Kx8, 1M bits)
TOSHIBA	TCS711000	(128Kx8, 1M bits)
AMD	Am27C020	(256Kx8, 2M bits)
ATMEL	AT27C020	(256Kx8, 2M bits)
FUJITSU	MBM27C2001	(256Kx8, 2M bits)
HITACHI	HN27C201	(256Kx8, 2M bits)
INTEL	D27C020	(256Kx8, 2M bits)
MITSHUBISHI	M5M27C201	(256Kx8, 2M bits)
NEC	D27C2001	(256Kx8, 2M bits)
NS	NM27C020	(256Kx8, 2M bits)
SGS-THOMSON	M27C2001	(256Kx8, 2M bits)
TI	TMS27C020	(256Kx8, 2M bits)
TOSHIBA	TCS712000	(256Kx8, 2M bits)
AMD	Am27C040	(512Kx8, 4M bits)
ATMEL	AT27C040	(512Kx8, 4M bits)
FUJITSU	MBM27C4001	(512Kx8, 4M bits)
HITACHI	HN27C401	(512Kx8, 4M bits)
INTEL	D27C040	(512Kx8, 4M bits)
MITSUBISHI	M5M27C401	(512Kx8, 4M bits)
NEC	D27C4001	(512Kx8, 4M bits)
NS	NM27C040	(512Kx8, 4M bits)
SGS-THOMSON	M27C4001	(512Kx8, 4M bits)
TI	TMS27C040	(512Kx8, 4M bits)
TOSHIBA	TCS714000	(512Kx8, 4M bits)
ATMEL	AT27C080	(1Mx8, 8M bits)

## 9. USING MEMORY BANKS

This appendix provides the information about how to access the memory on the AR-B1375 and AR-B1376 without using the AR-B1375 and AR-B1376 SSD BIOS. The AR-B1375 and AR-B1376 hardware divides every 8K bytes of memory into a memory bank. To access the data in the memory, you have to assign the chip number and the bank number. On every chip, the memory bank number starts from zero. The last memory bank number depends on the size of the memory chip used on the AR-B1375 and AR-B1376. For example, if you use the 256K bytes memory chip, the bank number on every chip would be in the range of 0 to 31. The chip numbers and the bank numbers are determined by the bank select register on the AR-B1375 and AR-B1376.

The I/O address of these registers are determined by SW1-1. The memory address of the memory bank is located on the range selected by SW1-2.

The I/O port address of the bank select register is base port+0, and the I/O port address of the chip select register is base port +2. The following is the format of the bank select register and bank enable register.

Register	I/O Port	D7	D6	D5	D4	D3	D2	D1	D0
Bank Select Register	Base +0	WPE	A6	A5	A4	A3	A2	A1	A0
Chip Select Register	Base +2	0	0	0	1	CS1	CS0	X	X

Where:

WPE Write protect enable bit  
A6~A0 Bank select bits, A0 is the LSB  
CS1~CS0 Chip select bits of MEM1 to MEM3

Where:

CS1-CS0 : Chip select

CS1	CS0	Socket
0	0	Disable
0	1	MEM1
1	0	MEM2
1	1	MEM3

For different types of memory, A0 to A6 have different explanations. These bits are used to select the bank number of specific memory located in CS0 and CS1.

Memory	A6	A5	A4	A3	A2	A1	A0
64KB EPROM (FLASH)	0	0	1	0	BS2	BS1	BS0
128KB EPROM (FLASH)	0	0	0	BS3	BS2	BS1	BS0
256KB EPROM (FLASH)	0	BS4	1	BS3	BS2	BS1	BS0
512KB EPROM (FLASH)	0	BS4	BS5	BS3	BS2	BS1	BS0
1MB EPROM (FLASH)	BS6	BS4	BS5	BS3	BS2	BS1	BS0
128KB SRAM	0	1	0	BS3	BS2	BS1	BS0
512KB SRAM	0	BS5	BS4	BS3	BS2	BS1	BS0

**NOTE** : BS0 to BS5 are the memory bank select bits. For example, 128KB memory has sixteen 8K-byte banks, so 4 bits (BS0 to BS3) are needed.

**Example 1:** Select the 10th bank of the MEM1 on the AR-B1375 and AR-B1376. The AR-B1375 and AR-B1376 is using 27C020 (256K\*8), and the base port is &H210.

```
100 base_port=&H210
110 OUT base_port+0,&H59
```


**Example 2:** Select the 40th bank of MEM3 on the AR-B1375 and AR-B1376. The AR-B1375 and AR-B1376 is using 27C040 (512K\*8), and the base port is &H390.

```
200 base_port=&H290
210 OUT base_port+0,&HD7
```




# 10. PLACEMENT & DIMENSIONS

## 10.1 PLACEMENT



## 10.2 DIMENSIONS



Unit: mil (1 inch = 25.4 mm = 1000 mil)



---

## 11. PROGRAMMING RS-485 & INDEX

### 11.1 PROGRAMMING RS-485

The majority communicative operation of the RS-485 is in the same of the RS-232. When the RS-485 proceeds the transmission which needs control the TXC signal, and the installing steps are as follows:

- Step 1:** Enable TXC
- Step 2:** Send out data
- Step 3:** Waiting for data empty
- Step 4:** Disable TXC

---

**NOTE:** Please refer to the section of the "Serial Port" in the chapter "System Control" for the detail description of the COM port's register.

#### (1) Initialize COM port

- Step 1:** Initialize COM port in the receiver interrupt mode, and /or transmitter interrupt mode. (All of the communication protocol buses of the RS-485 are in the same.)
- Step 2:** Disable TXC (transmitter control), the bit 0 of the address of offset+4 just sets "0".

---

**NOTE:** Control the AR-B1375/AR-B1376 CPU card's DTR signal to the RS-485's TXC communication.

#### (2) Send out one character (Transmit)

- Step 1:** Enable TXC signal, and the bit 0 of the address of offset+4 just sets "1".
- Step 2:** Send out the data. (Write this character to the offset+0 of the current COM port address)
- Step 3:** Wait for the buffer's data empty. Check transmitter holding register (THRE, bit 5 of the address of offset+5), and transmitter shift register (TSRE, bit 6 of the address of offset+5) are all sets must be "0".
- Step 4:** Disabled TXC signal, and the bit 0 of the address of offset+4 sets "0"

#### (3) Send out one block data (Transmit – the data more than two characters)

- Step 1:** Enable TXC signal, and the bit 0 of the address of offset+4 just sets "1".
- Step 2:** Send out the data. (Write all data to the offset+0 of the current COM port address)
- Step 3:** Wait for the buffer's data empty. Check transmitter holding register (THRE, bit 5 of the address of offset+5), and transmitter shift register (TSRE, bit 6 of the address of offset+5) are all sets must be "0".
- Step 4:** Disabled TXC signal, and the bit 0 of the address of offset+4 sets "0"

#### (4) Receive data

The RS-485's operation of receiving data is in the same of the RS-232's.

**(5) Basic Language Example****a.) Initial 86C450 UART**

```
10 OPEN "COM1:9600,m,8,1"AS #1 LEN=1
20 REM Reset DTR
30 OUT &H3FC, (INP(%H3FC) AND &HFA)
40 RETURN
```

**b.) Send out one character to COM1**

```
10 REM Enable transmitter by setting DTR ON
20 OUT &H3FC, (INP(&H3FC) OR &H01)
30 REM Send out one character
40 PRINT #1, OUTCHR$
50 REM Check transmitter holding register and shift register
60 IF ((INP(&H3FD) AND &H60) >0) THEN 60
70 REM Disable transmitter by resetting DTR
80 OUT &H3FC, (INP(&H3FC) AND &HEF)
90 RETURN
```

**c.) Receive one character from COM1**

```
10 REM Check COM1: receiver buffer
20 IF LOF(1)<256 THEN 70
30 REM Receiver buffer is empty
40 INPSTR$=""
50 RETURN
60 REM Read one character from COM1: buffer
70 INPSTR$=INPUT$(1,#1)
80 RETURN
```

## 11.2 INDEX

Name	Function	Page
CN1	40 pin PC/104 connector bus C & D	3-3
CN2	64 pin PC/104 connector bus A & B	3-3
CN3	Keyboard connector	3-2
CN4	Hard disk (IDE) connectors	3-5
CN5	Floppy disk connector	3-6
CN6	Parallel port connector	3-6
CN7	Serial port B connector	3-8
CN8	LCD panel display connector (*)	4-4
CN9	LCD control connector (*)	4-3
DB1	Analog monitor (CRT) connector (*)	4-2
DB2	Serial port A connector	3-8
J1	Reset header	3-8
J2	External power LED header	3-8
J3	8 pin power connector	3-9
J4	AUX. keyboard header	3-2
J5	External speaker header	3-9
J6	COM B RS-485 adapter select	3-7
J7	COM A RS-485 adapter select	3-7
J8	HDD LED header	3-8
J9	RS-485 header	3-7
J10	Watchdog LED header	3-9
J11	External battery header	3-10
SIMM1	DRAM SIMM socket	3-10
SIMM2	DRAM SIMM socket	3-10
JP1	CPU base clock select	3-10
JP2	RS-232/RS-485 select for COM B	3-7
JP3	Battery charger select	3-9
JP4	1MX8 EPROM select	6-5
JP5	VGA setting: IRQ 9 used occupied (*) Zero wait state (ZWS)	4-1
JP6	DE/E signal from M or LP select (*)	4-3
JP7	RS-485 terminator	3-7
M1~M3	Memory type setting	6-5
SW1	IO/Port, memory and SSD select	6-2

**NOTE:** \* presents AR-B1375 does not provide these functions.

**Note:**

If the content in Setting is inconsistent with the CD-ROM. Please refer to the Setting as priority.