



# **Intel<sup>®</sup> C610 Series Chipset and Intel<sup>®</sup> X99 Chipset Platform Controller Hub (PCH)**

**Datasheet**

---

*October 2015*



Intel technologies features and benefits depend on system configuration and may require enabled hardware, software, or service activation. Learn more at [intel.com](http://intel.com), or from the OEM or retailer.

No computer system can be absolutely secure. Intel does not assume any liability for lost or stolen data or systems or any damages resulting from such losses.

You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

This document contains information on products, services and/or processes in development. All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest Intel product specifications and roadmaps. Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at <http://www.intel.com/design/literature.htm>.

I<sup>2</sup>C is a two-wire communications bus/protocol developed by Philips. SMBus is a subset of the I<sup>2</sup>C bus/protocol and was developed by Intel. Implementations of the I<sup>2</sup>C bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.

Requires an Intel® HD Audio enabled system. Consult your PC manufacturer for more information. Sound quality will depend on equipment and actual implementation. For more information about Intel HD Audio, refer to Intel® High Definition Audio

Intel® Active Management Technology (Intel® AMT) requires activation and a system with a corporate network connection, an Intel® AMT-enabled chipset, network hardware and software. For notebooks, Intel AMT may be unavailable or limited over a host OS-based VPN, when connecting wirelessly, on battery power, sleeping, hibernating or powered off. Results dependent upon hardware, setup & configuration. For more information, visit <http://www.intel.com/technology/platform-technology/intel-amt>

Intel® Smart Response Technology requires a Intel® Core™ processor, select Intel® chipset, Intel® Rapid Storage Technology software version 12.5 or higher, and a solid state hybrid drive reporting at least 16GB capacity and supporting SATA-IO hybrid information feature. Depending on system configuration, your results may vary. Contact your system manufacturer for more information.

No computer system can provide absolute security under all conditions. Intel® Trusted Execution Technology (Intel® TXT) requires a computer system with Intel® Virtualization Technology, an Intel TXT-enabled processor, chipset, BIOS, Authenticated Code Modules and an Intel TXT-compatible Measured Launched Environment (MLE). Intel TXT also requires the system to contain a TPM v1.s. For more information, visit <http://www.intel.com/technology/security>

No system can provide absolute security under all conditions. Requires an enabled chipset, BIOS, firmware and software, and a subscription with a capable Service Provider. Consult your system manufacturer and Service Provider for availability and functionality. Service may not be available in all countries. Intel assumes no liability for lost or stolen data and/or systems or any other damages resulting thereof. For more information, visit <http://www.intel.com/go/anti-theft>.

Intel® Virtualization Technology requires a computer system with an enabled Intel® processor, BIOS, virtual machine monitor (VMM). Functionality, performance or other benefits will vary depending on hardware and software configurations. Software applications may not be compatible with all operating systems. Consult your PC manufacturer. For more information, visit <http://www.intel.com/go/virtualization>

Intel® vPro™ Technology is sophisticated and requires setup and activation. Availability of features and results will depend upon the setup and configuration of your hardware, software and IT environment. To learn more visit: <http://www.intel.com/technology/vpro>

Intel, Intel vPro and the Intel logo are trademarks of Intel Corporation in the U.S. and/or other countries.

\*Other names and brands may be claimed as the property of others.

Copyright © 2015, Intel Corporation



# Contents

---

<b>1</b>	<b>Introduction.....</b>	<b>1</b>
1.1	About This Manual.....	1
1.1.1	Chapter Descriptions.....	2
1.2	Overview .....	4
1.2.1	Capability Overview .....	5
1.3	PCH SKU Definition.....	10
1.3.1	High-End Desktop (HEDT) Platforms .....	10
1.4	Device and Revision ID Table.....	11
1.5	Electrostatic Discharge (ESD) Testing.....	12
<b>2</b>	<b>Signal Description .....</b>	<b>13</b>
2.1	Flexible I/O .....	15
2.2	USB Interface .....	16
2.3	PCI Express* .....	20
2.4	Serial ATA Interface.....	21
2.5	Clock Signals .....	24
2.6	Real Time Clock Interface.....	26
2.7	External RTC Circuitry .....	26
2.7.1	Crystal Requirements.....	26
2.8	Interrupt Interface .....	27
2.9	Processor Interface.....	27
2.10	Direct Media Interface (DMI) to Host Controller .....	28
2.11	Intel® High Definition Audio Link .....	28
2.12	LPC Interface .....	29
2.13	General Purpose I/O Signals .....	29
2.14	GPIO Serial Expander Signals.....	34
2.15	Functional Straps .....	34
2.16	SMBus Interface.....	37
2.17	MS SMBus Interface .....	37
2.18	System Management Interface.....	38
2.19	Serial Peripheral Interface (SPI) .....	38
2.20	Manageability Signals .....	39
2.21	Power Management Interface.....	40
2.22	Power and Ground Signals.....	42
2.23	Thermal Signals .....	43
2.24	Miscellaneous Signals.....	43
2.25	Testability Signals .....	45
2.26	Reserved / Test Pins .....	45
<b>3</b>	<b>PCH Pin States .....</b>	<b>47</b>
3.1	Integrated Pull-Ups and Pull-Downs .....	47
3.2	Output and I/O Signals Planes and States.....	48
3.3	Input and I/O Signals Planes and States.....	53
<b>4</b>	<b>System Clock Domains .....</b>	<b>59</b>
4.1	Platform Clocking Requirements for Native is CLK Mode.....	59
4.2	Platform Clocking Requirements for PCH Hybrid Mode .....	61
4.3	Platform Clocking Requirements for External Clocking .....	62
4.4	Functional Blocks .....	65
4.5	Clock Configuration Access Overview .....	65
4.6	Clock Configuration .....	66
4.7	Power up and down sequencing.....	67



<b>5</b>	<b>Functional Description.....</b>	<b>69</b>
5.1	Flexible I/O.....	69
5.2	Direct Media Interface (DMI).....	70
5.2.1	PCI Bus Interface.....	70
5.2.2	PCI Legacy Mode.....	70
5.3	PCI Express* Root Ports (D28:F0,F1,F2,F3,F4,F5, F6, F7).....	70
5.3.1	Supported PCIe* Port Configurations.....	71
5.3.2	Interrupt Generation.....	71
5.3.3	Power Management.....	72
5.3.4	SERR# Generation.....	74
5.3.5	Hot-Plug.....	74
5.4	Gigabit Ethernet Controller (B0:D25:F0).....	76
5.4.1	GbE PCI Express Bus Interface.....	78
5.4.2	Error Events and Error Reporting.....	79
5.4.3	Ethernet Interface.....	79
5.4.4	PCI Power Management.....	80
5.4.5	Configurable LEDs.....	82
5.4.6	Function Level Reset Support (FLR).....	83
5.5	LPC Bridge (with System and Management Functions) (D31:F0).....	83
5.5.1	LPC Interface.....	83
5.6	DMA Operation (D31:F0).....	87
5.6.1	Channel Priority.....	88
5.6.2	Address Compatibility Mode.....	89
5.6.3	Summary of DMA Transfer Sizes.....	89
5.6.4	Autoinitialize.....	90
5.6.5	Software Commands.....	90
5.7	LPC DMA.....	91
5.7.1	Asserting DMA Requests.....	91
5.7.2	Abandoning DMA Requests.....	91
5.7.3	General Flow of DMA Transfers.....	92
5.7.4	Terminal Count.....	92
5.7.5	Verify Mode.....	92
5.7.6	DMA Request de-assertion.....	93
5.7.7	SYNC Field / LDRQ# Rules.....	93
5.8	8254 Timers (D31:F0).....	94
5.8.1	Timer Programming.....	94
5.8.2	Reading from the Interval Timer.....	95
5.9	8259 Programmable Interrupt Controllers (PIC) (D31:F0).....	97
5.9.1	Interrupt Handling.....	98
5.9.2	Initialization Command Words (ICWx).....	99
5.9.3	Operation Command Words (OCW).....	100
5.9.4	Modes of Operation.....	100
5.9.5	Masking Interrupts.....	102
5.9.6	Steering PCI Interrupts.....	102
5.10	Advanced Programmable Interrupt Controller (APIC) (D31:F0).....	103
5.10.1	Interrupt Handling.....	103
5.10.2	Interrupt Mapping.....	103
5.10.3	PCI/PCI Express* Message-Based Interrupts.....	104
5.10.4	IOxAPIC Address Remapping.....	104
5.10.5	External Interrupt Controller Support.....	105
5.11	Serial Interrupt (D31:F0).....	105
5.11.1	Start Frame.....	105
5.11.2	Data Frames.....	105
5.11.3	Stop Frame.....	106
5.11.4	Specific Interrupts Not Supported Using SERIRQ.....	106
5.11.5	Data Frame Format.....	106



5.12	Real Time Clock (D31:F0).....	107
5.12.1	Update Cycles .....	108
5.12.2	Interrupts.....	108
5.12.3	Lockable RAM Ranges .....	108
5.12.4	Century Rollover .....	108
5.12.5	Clearing Battery-Backed RTC RAM .....	109
5.13	Processor Interface (D31:F0).....	110
5.13.1	Processor Interface Signals and VLW Messages.....	110
5.13.2	Dual-Processor Issues.....	112
5.13.3	Virtual Legacy Wire (VLW) Messages .....	112
5.14	Power Management .....	112
5.14.1	Features.....	112
5.14.2	PCH and System Power States .....	112
5.14.3	System Power Planes .....	114
5.14.4	SMI#/SCI Generation.....	115
5.14.5	C-States.....	118
5.14.6	Sleep States .....	118
5.14.7	Event Input Signals and Their Usage .....	122
5.14.8	ALT Access Mode.....	125
5.14.9	System Power Supplies, Planes, and Signals .....	127
5.14.10	Legacy Power Management Theory of Operation .....	131
5.14.11	Reset Behavior.....	131
5.15	System Management (D31:F0).....	133
5.15.1	Theory of Operation .....	133
5.15.2	TCO Modes .....	135
5.16	General Purpose I/O (D31:F0) .....	137
5.16.1	Power Wells .....	137
5.16.2	SMI# SCI and NMI Routing .....	137
5.16.3	Triggering .....	137
5.16.4	GPIO Registers Lockdown .....	137
5.16.5	Serial POST Codes over GPIO.....	138
5.16.6	GPIO Serial Expander (GSX) .....	140
5.17	SATA Host Controller (D31:F2, F5) .....	141
5.17.1	SATA 6 Gb/s Support .....	141
5.17.2	SATA Feature Support.....	142
5.17.3	Theory of Operation.....	142
5.17.4	SATA Swap Bay Support.....	143
5.17.5	Hot-Plug Operation .....	143
5.17.6	Function Level Reset Support (FLR).....	143
5.17.7	Intel® Rapid Storage Technology (Intel® RST) Configuration .....	144
5.17.8	Intel® Smart Response Technology .....	145
5.17.9	Power Management Operation .....	145
5.17.10	Power State Transitions.....	145
5.17.11	SATA Device Presence.....	146
5.17.12	SATA LED.....	147
5.17.13	AHCI Operation .....	147
5.17.14	SGPIO Signals.....	148
5.17.15	External SATA.....	152
5.18	High Precision Event Timers (HPET) .....	152
5.18.1	Timer Accuracy .....	152
5.18.2	Interrupt Mapping .....	153
5.18.3	Periodic versus Non-Periodic Modes.....	154
5.18.4	Enabling the Timers .....	154
5.18.5	Interrupt Levels .....	154
5.18.6	Handling Interrupts .....	155
5.18.7	Issues Related to 64-Bit Timers with 32-Bit Processors .....	155



5.19	USB EHCI Host Controllers (D29:F0 and D26:F0)	156
5.19.1	EHC Initialization	156
5.19.2	Data Structures in Main Memory	156
5.19.3	USB 2.0 Enhanced Host Controller DMA	157
5.19.4	Data Encoding and Bit Stuffing	157
5.19.5	Packet Formats	157
5.19.6	USB 2.0 Interrupts and Error Conditions	157
5.19.7	USB 2.0 Power Management	158
5.19.8	USB 2.0 Legacy Keyboard Operation	159
5.19.9	USB 2.0 Based Debug Port	159
5.19.10	EHCI Caching	164
5.19.11	Intel® USB Pre-Fetch Based Pause	164
5.19.12	Function Level Reset Support (FLR)	164
5.19.13	USB Overcurrent Protection	165
5.20	Integrated USB 2.0 Rate Matching Hub	165
5.20.1	Overview	165
5.20.2	Architecture	166
5.21	xHCI Controller (D20:F0)	166
5.22	SMBus Controller (D31:F3)	167
5.22.1	Host Controller	167
5.22.2	Bus Arbitration	171
5.22.3	Bus Timing	172
5.22.4	Interrupts / SMI#	172
5.22.5	SMBALERT#	173
5.22.6	SMBus CRC Generation and Checking	173
5.22.7	SMBus Slave Interface	173
5.23	Thermal Management	179
5.23.1	Thermal Sensor	179
5.23.2	PCH Thermal Throttling	180
5.23.3	Thermal Reporting Over System Management Link 1 Interface (SMLink1)	181
5.24	Intel® High Definition Audio (Intel® HD Audio) Overview (D27:F0)	187
5.25	Intel® Management Engine (Intel® ME) and Intel® Server Platform Services Firmware (SPS 3.0)	187
5.25.1	Intel® Management Engine (Intel® ME) Requirements	188
5.26	Serial Peripheral Interface (SPI)	189
5.26.1	SPI Supported Feature Overview	190
5.26.2	Flash Descriptor	191
5.26.3	Flash Access	194
5.26.4	Serial Flash Device Compatibility Requirements	194
5.26.5	Multiple Page Write Usage Model	197
5.26.6	Flash Device Configurations	198
5.26.7	SPI Flash Device Recommended Pinout	198
5.26.8	Serial Flash Device Package	199
5.26.9	PWM Outputs	199
5.26.10	TACH Inputs	200
5.27	Feature Capability Mechanism	200
5.28	Intel® Virtualization Technology	200
5.28.1	Intel® VT-d Objectives	200
5.28.2	Intel® VT-d Features Supported	200
5.28.3	Support for Function Level Reset (FLR) in PCH	201
5.28.4	Virtualization Support for PCH's IOxAPIC	201
5.28.5	Virtualization Support for High Precision Event Timer (HPET)	201
5.29	Enterprise Value Add (EVA)	202
5.29.1	Overview of EVA	202
5.29.2	Server Platform Services ROM (SPSR)	202



5.29.3	MS SMBus controllers.....	203
5.29.4	sSATA Controllers (D17:F4) .....	204
5.29.5	Asynchronous DRAM Refresh (ADR) .....	215
<b>6</b>	<b>Ballout Definition .....</b>	<b>217</b>
6.1	PCH Ballout .....	217
<b>7</b>	<b>Package Information .....</b>	<b>231</b>
7.1	PCH package .....	231
<b>8</b>	<b>Electrical Characteristics.....</b>	<b>233</b>
8.1	Thermal Specifications .....	233
8.1.1	PCH Storage Specifications and Thermal Design Power (TDP) .....	233
8.2	Absolute Maximum Ratings.....	233
8.3	PCH Power Supply Range .....	234
8.4	General DC Characteristics .....	234
8.5	Power Sequencing and Reset Signal Timings .....	246
8.6	Power Management Timing Diagrams.....	250
8.7	Timing Diagrams .....	255
8.8	Sequencing Rails Within The Same Well .....	258
<b>9</b>	<b>Register and Memory Mapping .....</b>	<b>261</b>
9.1	PCI Devices and Functions.....	262
9.2	PCI Configuration Map .....	263
9.3	I/O Map .....	263
9.3.1	Fixed I/O Address Ranges.....	263
9.3.2	Variable I/O Decode Ranges.....	266
9.4	Memory Map.....	267
9.4.1	Boot-Block Update Scheme .....	269
<b>10</b>	<b>Chipset Configuration Registers .....</b>	<b>271</b>
10.1	Chipset Configuration Registers (Memory Space) .....	271
10.1.1	RPC—Root Port Configuration Register.....	273
10.1.2	RPFN—Root Port Function Number and Hide for PCI Express* Root Ports Register .....	273
10.1.3	FLRSTAT—Function Level Reset Pending Status Register .....	275
10.1.4	TRSR—Trap Status Register .....	275
10.1.5	TRCR—Trapped Cycle Register .....	275
10.1.6	TWDR—Trapped Write Data Register .....	276
10.1.7	IOTRn—I/O Trap Register (0–3) .....	276
10.1.8	V0CTL—Virtual Channel 0 Resource Control Register .....	277
10.1.9	V0STS—Virtual Channel 0 Resource Status Register .....	277
10.1.10	V1CTL—Virtual Channel 1 Resource Control Register .....	277
10.1.11	V1STS—Virtual Channel 1 Resource Status Register .....	278
10.1.12	UES—Uncorrectable Error Status Register .....	278
10.1.13	UEM—Uncorrectable Error Mask Register .....	279
10.1.14	UEV—Uncorrectable Error Severity Register .....	279
10.1.15	CES—Correctable Error Status Register .....	280
10.1.16	CEM—Correctable Error Mask Register .....	280
10.1.17	REC—Root Error Command Register.....	280
10.1.18	RES—Root Error Status Register.....	281
10.1.19	ESID—Error Source Identification Register .....	281
10.1.20	LCAP—Link Capabilities Register .....	282
10.1.21	LCTL—Link Control Register .....	282
10.1.22	LSTS—Link Status Register .....	283
10.1.23	DLCTL2—DMI Link Control 2 Register .....	283
10.1.24	DMIC—DMI Control Register .....	283
10.1.25	TCTL—TCO Configuration Register .....	283
10.1.26	D31IP—Device 31 Interrupt Pin Register.....	284



10.1.27	D30IP—Device 30 Interrupt Pin Register .....	285
10.1.28	D29IP—Device 29 Interrupt Pin Register .....	285
10.1.29	D28IP—Device 28 Interrupt Pin Register .....	285
10.1.30	D27IP—Device 27 Interrupt Pin Register .....	286
10.1.31	D26IP—Device 26 Interrupt Pin Register .....	287
10.1.32	D25IP—Device 25 Interrupt Pin Register .....	287
10.1.33	D22IP—Device 22 Interrupt Pin Register .....	287
10.1.34	D20IP—Device 20 Interrupt Pin Register .....	288
10.1.35	D31IR—Device 31 Interrupt Route Register .....	288
10.1.36	D30IR—Device 30 Interrupt Route Register .....	289
10.1.37	D29IR—Device 29 Interrupt Route Register .....	289
10.1.38	D28IR—Device 28 Interrupt Route Register .....	290
10.1.39	D27IR—Device 27 Interrupt Route Register .....	291
10.1.40	D26IR—Device 26 Interrupt Route Register .....	292
10.1.41	D25IR—Device 25 Interrupt Route Register .....	292
10.1.42	D22IR—Device 22 Interrupt Route Register .....	293
10.1.43	D20IR—Device 20 Interrupt Route Register .....	294
10.1.44	OIC—Other Interrupt Control Register .....	295
10.1.45	WADT_AC - Wake Alarm Device Timer: AC .....	296
10.1.46	WADT_DC—Wake Alarm Device Timer: DC Register.....	296
10.1.47	WADT_EXP_AC—Wake Alarm Device Expired Timer: AC Register.....	296
10.1.48	WADT_EXP_DC—Wake Alarm Device Expired Timer: DC Register.....	297
10.1.49	PRSTS—Power and Reset Status Register .....	297
10.1.50	PM_CFG—Power Management Configuration Register .....	298
10.1.51	PCH_PM_STS—Chipset Power Management Status .....	299
10.1.52	DEEP_S3_POL—Deep Sx From S3 Power Policies Register.....	300
10.1.53	DEEP_S4_POL—Deep Sx From S4 Power Policies Register.....	300
10.1.54	DEEP_S5_POL—Deep Sx From S5 Power Policies Register.....	300
10.1.55	DSX_CFG - Deep Sx Configuration Register .....	301
10.1.56	PMSYNC_CFG—PMSYNC Configuration .....	301
10.1.57	ADR_EN — ADR Enable.....	302
10.1.58	RC—RTC Configuration Register .....	302
10.1.59	HPTC—High Precision Timer Configuration Register.....	303
10.1.60	GCS—General Control and Status Register .....	303
10.1.61	BUC—Backed Up Control Register .....	304
10.1.62	FD—Function Disable Register .....	305
10.1.63	CG—Clock Gating Register .....	307
10.1.64	FDSW—Function Disable SUS Well Register .....	307
10.1.65	DISPBDF—Display Bus, Device and Function Initialization Register.....	308
10.1.66	FD2—Function Disable 2 Register .....	308
10.1.67	GSXBAR—GPIO Serial Expander Base Address .....	308
10.1.68	GSXCTRL—GPIO Serial Expander Control Register .....	309

**11 Gigabit LAN Configuration Registers.....311**

11.1	Gigabit LAN Configuration Registers (Gigabit LAN—D25:F0) .....	311
11.1.1	VID—Vendor Identification Register (Gigabit LAN—D25:F0) .....	312
11.1.2	DID—Device Identification Register (Gigabit LAN—D25:F0) .....	312
11.1.3	PCICMD—PCI Command Register (Gigabit LAN—D25:F0) .....	313
11.1.4	PCISTS—PCI Status Register (Gigabit LAN—D25:F0) .....	314





11.1.5	RID—Revision Identification Register (Gigabit LAN—D25:F0) .....	315
11.1.6	CC—Class Code Register (Gigabit LAN—D25:F0) .....	315
11.1.7	CLS—Cache Line Size Register (Gigabit LAN—D25:F0) .....	315
11.1.8	PLT—Primary Latency Timer Register (Gigabit LAN—D25:F0) .....	315
11.1.9	HEADTYP—Header Type Register (Gigabit LAN—D25:F0) .....	315
11.1.10	MBARA—Memory Base Address Register A (Gigabit LAN—D25:F0) .....	316
11.1.11	MBARB—Memory Base Address Register B (Gigabit LAN—D25:F0) .....	316
11.1.12	MBARC—Memory Base Address Register C (Gigabit LAN—D25:F0) .....	316
11.1.13	SVID—Subsystem Vendor ID Register (Gigabit LAN—D25:F0) .....	317
11.1.14	SID—Subsystem ID Register (Gigabit LAN—D25:F0) .....	317
11.1.15	ERBA—Expansion ROM Base Address Register (Gigabit LAN—D25:F0) .....	317
11.1.16	CAPP—Capabilities List Pointer Register (Gigabit LAN—D25:F0) .....	317
11.1.17	INTR—Interrupt Information Register (Gigabit LAN—D25:F0) .....	318
11.1.18	MLMG—Maximum Latency/Minimum Grant Register (Gigabit LAN—D25:F0) .....	318
11.1.19	STCL—System Time Control Low Register (Gigabit LAN—D25:F0) .....	318
11.1.20	STCH—System Time Control High Register (Gigabit LAN—D25:F0) .....	318
11.1.21	LTRCAP—System Time Control High Register (Gigabit LAN—D25:F0) .....	319
11.1.22	CLIST1—Capabilities List Register 1 (Gigabit LAN—D25:F0) .....	319
11.1.23	PMC—PCI Power Management Capabilities Register (Gigabit LAN—D25:F0) .....	320
11.1.24	PMCS—PCI Power Management Control and Status Register (Gigabit LAN—D25:F0) .....	320
11.1.25	DR—Data Register (Gigabit LAN—D25:F0) .....	321
11.1.26	CLIST2—Capabilities List Register 2 (Gigabit LAN—D25:F0) .....	321
11.1.27	MCTL—Message Control Register (Gigabit LAN—D25:F0) .....	322
11.1.28	MADDL—Message Address Low Register (Gigabit LAN—D25:F0) .....	322
11.1.29	MADDH—Message Address High Register (Gigabit LAN—D25:F0) .....	322
11.1.30	MDAT—Message Data Register (Gigabit LAN—D25:F0) .....	322
11.1.31	FLRCAP—Function Level Reset Capability (Gigabit LAN—D25:F0) .....	323
11.1.32	FLRCLV—Function Level Reset Capability Length and Version Register (Gigabit LAN—D25:F0) .....	323
11.1.33	DEVCTRL—Device Control Register (Gigabit LAN—D25:F0) .....	324
11.2	Gigabit LAN Capabilities and Status Registers (CSR) .....	324
11.2.1	GBECSR_00—Gigabit Ethernet Capabilities and Status Register 00 .....	325



11.2.2	GBECSR_18—Gigabit Ethernet Capabilities and Status Register 18	325
11.2.3	GBECSR_20—Gigabit Ethernet Capabilities and Status Register 20	325
11.2.4	GBECSR_2C—Gigabit Ethernet Capabilities and Status Register 2C	326
11.2.5	GBECSR_F00—Gigabit Ethernet Capabilities and Status Register F00	326
11.2.6	GBECSR_F10—Gigabit Ethernet Capabilities and Status Register F10	326
11.2.7	GBECSR_5400—Gigabit Ethernet Capabilities and Status Register 5400	327
11.2.8	GBECSR_5404—Gigabit Ethernet Capabilities and Status Register 5404	327
11.2.9	GBECSR_5800—Gigabit Ethernet Capabilities and Status Register 5800	327
11.2.10	GBECSR_5B54—Gigabit Ethernet Capabilities and Status Register 5B54	327

## **12 LPC Interface Bridge Registers (D31:F0).....329**

12.1	PCI Configuration Registers (LPC I/F—D31:F0)	329
12.1.1	VID—Vendor Identification Register (LPC I/F—D31:F0)	330
12.1.2	DID—Device Identification Register (LPC I/F—D31:F0)	330
12.1.3	PCICMD—PCI COMMAND Register (LPC I/F—D31:F0)	331
12.1.4	PCISTS—PCI Status Register (LPC I/F—D31:F0)	331
12.1.5	RID—Revision Identification Register (LPC I/F—D31:F0)	332
12.1.6	PI—Programming Interface Register (LPC I/F—D31:F0)	332
12.1.7	SCC—Sub Class Code Register (LPC I/F—D31:F0)	332
12.1.8	BCC—Base Class Code Register (LPC I/F—D31:F0)	332
12.1.9	PLT—Primary Latency Timer Register (LPC I/F—D31:F0)	333
12.1.10	HEADTYP—Header Type Register (LPC I/F—D31:F0)	333
12.1.11	SS—Sub System Identifiers Register (LPC I/F—D31:F0)	333
12.1.12	CAPP – Capability List Pointer Register (LPC I/F—D31:F0)	333
12.1.13	PMBASE—ACPI Base Address Register (LPC I/F—D31:F0)	334
12.1.14	ACPI_CNTL—ACPI Control Register (LPC I/F—D31:F0)	334
12.1.15	GPIOBASE—GPIO Base Address Register (LPC I/F—D31:F0)	335
12.1.16	GC—GPIO Control Register (LPC I/F—D31:F0)	335
12.1.17	PIRQ[n]_ROUT—PIRQ[A,B,C,D] Routing Control Register (LPC I/F—D31:F0)	336
12.1.18	SIRQ_CNTL—Serial IRQ Control Register (LPC I/F—D31:F0)	336
12.1.19	PIRQ[n]_ROUT—PIRQ[E,F,G,H] Routing Control Register (LPC I/F—D31:F0)	337
12.1.20	LPC_IBDF—IOxAPIC Bus:Device:Function (LPC I/F—D31:F0)	338
12.1.21	LPC_HnBDF – HPET n Bus:Device:Function (LPC I/F—D31:F0)	338
12.1.22	LPC_I/O_DEC—I/O Decode Ranges Register (LPC I/F—D31:F0)	339
12.1.23	LPC_EN—LPC I/F Enables Register (LPC I/F—D31:F0)	339
12.1.24	GEN1_DEC—LPC I/F Generic Decode Range 1 Register (LPC I/F—D31:F0)	340
12.1.25	GEN2_DEC—LPC I/F Generic Decode Range 2 Register (LPC I/F—D31:F0)	341
12.1.26	GEN3_DEC—LPC I/F Generic Decode Range 3 Register (LPC I/F—D31:F0)	341
12.1.27	GEN4_DEC—LPC I/F Generic Decode Range 4 Register (LPC I/F—D31:F0)	342
12.1.28	ULKMC—USB Legacy Keyboard / Mouse Control Register(LPC I/F—D31:F0)	342
12.1.29	LGMR—LPC I/F Generic Memory Range Register (LPC I/F—D31:F0)	343
12.1.30	BIOS_SEL1—BIOS Select 1 Register (LPC I/F—D31:F0)	344
12.1.31	BIOS_SEL2—BIOS Select 2 Register (LPC I/F—D31:F0)	345



12.1.32	BIOS_DEC_EN1—BIOS Decode Enable Register (LPC I/F—D31:F0) .....	345
12.1.33	BIOS_CNTL—BIOS Control Register (LPC I/F—D31:F0) .....	347
12.1.34	FDCAP—Feature Detection Capability ID Register (LPC I/F—D31:F0) .....	347
12.1.35	FDLEN—Feature Detection Capability Length Register (LPC I/F—D31:F0) .....	348
12.1.36	FDVER—Feature Detection Version Register (LPC I/F—D31:F0) .....	348
12.1.37	FVECIDX—Feature Vector Index Register (LPC I/F—D31:F0) .....	348
12.1.38	FVECD—Feature Vector Data Register (LPC I/F—D31:F0) .....	348
12.1.39	Feature Vector Space .....	349
12.1.40	RCBA—Root Complex Base Address Register (LPC I/F—D31:F0) .....	350
12.2	DMA I/O Registers .....	351
12.2.1	DMABASE_CA—DMA Base and Current Address Registers .....	352
12.2.2	DMABASE_CC—DMA Base and Current Count Registers .....	352
12.2.3	DMAMEM_LP—DMA Memory Low Page Registers .....	353
12.2.4	DMACMD—DMA Command Register .....	353
12.3	DMASTA—DMA Status Register .....	353
12.3.1	DMA_WRSMSK—DMA Write Single Mask Register .....	354
12.3.2	DMACH_MODE—DMA Channel Mode Register .....	354
12.3.3	DMA Clear Byte Pointer Register .....	355
12.3.4	DMA Master Clear Register .....	355
12.3.5	DMA_CLMSK—DMA Clear Mask Register .....	355
12.3.6	DMA_WRMSK—DMA Write All Mask Register .....	356
12.4	Timer I/O Registers .....	356
12.4.1	TCW—Timer Control Word Register .....	357
12.4.2	SBYTE_FMT—Interval Timer Status Byte Format Register .....	359
12.4.3	Counter Access Ports Register .....	359
12.5	8259 Interrupt Controller (PIC) Registers .....	360
12.5.1	Interrupt Controller I/O MAP .....	360
12.5.2	ICW1—Initialization Command Word 1 Register .....	361
12.5.3	ICW2—Initialization Command Word 2 Register .....	361
12.5.4	ICW3—Master Controller Initialization Command Word 3 Register .....	362
12.5.5	ICW3—Slave Controller Initialization Command Word 3 Register .....	362
12.5.6	ICW4—Initialization Command Word 4 Register .....	363
12.5.7	OCW1—Operational Control Word 1 (Interrupt Mask) Register .....	363
12.5.8	OCW2—Operational Control Word 2 Register .....	364
12.5.9	OCW3—Operational Control Word 3 Register .....	364
12.5.10	ELCR1—Master Controller Edge/Level Triggered Register .....	365
12.5.11	ELCR2—Slave Controller Edge/Level Triggered Register .....	366
12.6	Advanced Programmable Interrupt Controller (APIC) .....	367
12.6.1	APIC Register Map .....	367
12.6.2	IND—Index Register .....	367
12.6.3	DAT—Data Register .....	368
12.6.4	EOIR—EOI Register .....	368
12.6.5	ID—Identification Register .....	369
12.6.6	VER—Version Register .....	369
12.6.7	REDIR_TBL—Redirection Table Register .....	370
12.7	Real Time Clock Registers .....	372



12.7.1	I/O Register Address Map .....	372
12.7.2	Indexed Registers .....	372
12.8	Processor Interface Registers .....	375
12.8.1	NMI_SC—NMI Status and Control Register .....	375
12.8.2	NMI_EN—NMI Enable (and Real Time Clock Index) Register.....	376
12.8.3	PORT92—Init Register .....	376
12.8.4	COPROC_ERR—Coprocessor Error Register .....	377
12.8.5	RST_CNT—Reset Control Register .....	377
12.9	Power Management Registers.....	378
12.9.1	Power Management PCI Configuration Registers (PM—D31:F0).....	378
12.9.2	APM I/O Decode Register .....	386
12.9.3	Power Management I/O Registers .....	386
12.10	System Management TCO Registers .....	402
12.10.1	TCO_RLD—TCO Timer Reload and Current Value Register.....	402
12.10.2	TCO_DAT_IN—TCO Data In Register.....	403
12.10.3	TCO_DAT_OUT—TCO Data Out Register .....	403
12.10.4	TCO1_STS—TCO1 Status Register.....	403
12.10.5	TCO2_STS—TCO2 Status Register.....	404
12.10.6	TCO1_CNT—TCO1 Control Register .....	405
12.10.7	TCO2_CNT—TCO2 Control Register .....	406
12.10.8	TCO_MESSAGE1 and TCO_MESSAGE2 Registers.....	407
12.10.9	TCO_WDCNT—TCO Watchdog Control Register .....	407
12.10.10	SW_IRQ_GEN—Software IRQ Generation Register .....	407
12.10.11	TCO_TMR—TCO Timer Initial Value Register .....	407
12.11	General Purpose I/O Registers.....	408
12.11.1	GPIO_USE_SEL—GPIO Use Select Register .....	409
12.11.2	GP_IO_SEL—GPIO Input/Output Select Register .....	409
12.11.3	GP_LVL—GPIO Level for Input or Output Register.....	409
12.11.4	GPO_BLINK—GPO Blink Enable Register.....	410
12.11.5	GP_SER_BLINK—GP Serial Blink Register .....	410
12.11.6	GP_SB_CMDSTS—GP Serial Blink Command Status Register.....	410
12.11.7	GP_SB_DATA—GP Serial Blink Data Register .....	411
12.11.8	GPI_NMI_EN—GPI NMI Enable Register .....	411
12.11.9	GPI_NMI_STS—GPI NMI Status Register .....	412
12.11.10	GPI_INV — GPIO Signal Invert Register .....	412
12.11.11	GPIO_USE_SEL2—GPIO Use Select 2 Register.....	413
12.11.12	GP_IO_SEL2—GPIO Input/Output Select 2 Register .....	413
12.11.13	GP_LVL2—GPIO Level for Input or Output 2 Register .....	414
12.11.14	GPIO_USE_SEL3—GPIO Use Select 3 Register.....	414
12.11.15	GP_IO_SEL3—GPIO Input/Output Select 3 Register .....	415
12.11.16	GP_LVL3—GPIO Level for Input or Output 3 Register .....	415
12.11.17	GPI_INV2 — GPIO Signal Invert Register 2.....	416
12.11.18	GP_RST_SEL1 — GPIO Reset Select Register .....	416
12.11.19	GP_RST_SEL2 — GPIO Reset Select Register .....	417
12.11.20	GP_RST_SEL3 — GPIO Reset Select Register .....	417
12.12	GPIO Serial Expander MMIO Registers .....	418
12.12.1	GSX_CxCAP — GSX Capabilities Register 1 .....	418
12.12.2	GSX_CxCAP2 — GSX Capabilities Register 2 .....	418
12.12.3	GSX_CxGPILVL — GSX Input Level Register DW0.....	419
12.12.4	GSX_CxGPILVL_DW1 — GSX Input Level Register DW1.....	419
12.12.5	GSX_CxGPOLVL — GSX Output Level Register DW0.....	419
12.12.6	GSX_CxGPOLVL_DW1 — GSX Output Level Register DW1 .....	420
12.12.7	GSX_CxCMD — GSX Command Register.....	420



<b>13</b>	<b>SATA Controller Registers (D31:F2)</b>	<b>421</b>
13.1	PCI Configuration Registers (SATA-D31:F2)	421
13.1.1	VID—Vendor Identification Register (SATA-D31:F2)	423
13.1.2	DID—Device Identification Register (SATA-D31:F2)	423
13.1.3	PCICMD—PCI Command Register (SATA-D31:F2)	423
13.1.4	PCISTS—PCI Status Register (SATA-D31:F2)	424
13.1.5	RID—Revision Identification Register (SATA-D31:F2)	424
13.1.6	PI—Programming Interface Register (SATA-D31:F2)	425
13.1.7	SCC—Sub Class Code Register (SATA-D31:F2)	426
13.1.8	BCC—Base Class Code Register (SATA-D31:F2)	426
13.1.9	PMLT—Primary Master Latency Timer Register (SATA-D31:F2)	426
13.1.10	HTYPE—Header Type Register (SATA-D31:F2)	426
13.1.11	PCMD_BAR—Primary Command Block Base Address Register (SATA-D31:F2)	427
13.1.12	PCNL_BAR—Primary Control Block Base Address Register (SATA-D31:F2)	427
13.1.13	SCMD_BAR—Secondary Command Block Base Address Register (SATA-D31:F2)	427
13.1.14	SCNL_BAR—Secondary Control Block Base Address Register (SATA-D31:F2)	428
13.1.15	BAR—Legacy Bus Master Base Address Register (SATA-D31:F2)	428
13.1.16	ABAR/SIDPBA1—AHCI Base Address Register/Serial ATA Index Data Pair Base Address (SATA-D31:F2)	428
13.1.17	SVID—Subsystem Vendor Identification Register (SATA-D31:F2)	429
13.1.18	SID—Subsystem Identification Register (SATA-D31:F2)	429
13.1.19	CAP—Capabilities Pointer Register (SATA-D31:F2)	430
13.1.20	INT_LN—Interrupt Line Register (SATA-D31:F2)	430
13.1.21	INT_PN—Interrupt Pin Register (SATA-D31:F2)	430
13.1.22	IDE_TIM—IDE Timing Register (SATA-D31:F2)	430
13.1.23	SIDETIM—Slave IDE Timing Register (SATA-D31:F2)	431
13.1.24	SDMA_CNT—Synchronous DMA Control Register (SATA-D31:F2)	431
13.1.25	SDMA_TIM—Synchronous DMA Timing Register (SATA-D31:F2)	431
13.1.26	IDE_CONFIG—IDE I/O Configuration Register (SATA-D31:F2)	432
13.1.27	PID—PCI Power Management Capability Identification Register (SATA-D31:F2)	432
13.1.28	PC—PCI Power Management Capabilities Register (SATA-D31:F2)	432
13.1.29	PMCS—PCI Power Management Control and Status Register (SATA-D31:F2)	433
13.1.30	MSICI—Message Signaled Interrupt Capability Identification Register (SATA-D31:F2)	434
13.1.31	MSIMC—Message Signaled Interrupt Message Control Register (SATA-D31:F2)	434
13.1.32	MSIMA—Message Signaled Interrupt Message Address Register (SATA-D31:F2)	435
13.1.33	MSIMD—Message Signaled Interrupt Message Data Register (SATA-D31:F2)	435
13.1.34	MAP—Address Map Register (SATA-D31:F2)	435
13.1.35	PCS—Port Control and Status Register (SATA-D31:F2)	436
13.1.36	SCLKCG—SATA Clock Gating Control Register	438
13.1.37	SGC—SATA General Configuration Register	438
13.1.38	SIRI—SATA Initialization Registers Index	439



13.1.39	SIRD—SATA Initialization Register Data .....	439
13.1.40	SATACR0—SATA Capability Register 0 (SATA-D31:F2).....	440
13.1.41	SATACR1—SATA Capability Register 1 (SATA-D31:F2).....	440
13.1.42	FLRCID—FLR Capability ID Register (SATA-D31:F2) .....	441
13.1.43	FLRCLV—FLR Capability Length and Version Register (SATA-D31:F2).....	441
13.1.44	FLRC—FLR Control Register (SATA-D31:F2) .....	442
13.1.45	ATC—APM Trapping Control Register (SATA-D31:F2).....	442
13.1.46	ATS—APM Trapping Status Register (SATA-D31:F2) .....	442
13.1.47	SP—Scratch Pad Register (SATA-D31:F2) .....	443
13.1.48	BFCs—BIST FIS Control/Status Register (SATA-D31:F2).....	443
13.1.49	BFTD1—BIST FIS Transmit Data1 Register (SATA-D31:F2).....	444
13.1.50	BFTD2—BIST FIS Transmit Data2 Register (SATA-D31:F2).....	444
13.2	Bus Master IDE I/O Registers (D31:F2).....	445
13.2.1	BMIC[P,S]—Bus Master IDE Command Register (D31:F2).....	445
13.2.2	BMIS[P,S]—Bus Master IDE Status Register (D31:F2) .....	446
13.2.3	BMID[P,S]—Bus Master IDE Descriptor Table Pointer Register (D31:F2) .....	447
13.2.4	AIR—AHCI Index Register (D31:F2) .....	447
13.2.5	AIDR—AHCI Index Data Register (D31:F2) .....	447
13.3	Serial ATA Index/Data Pair Superset Registers .....	448
13.3.1	SINDX—Serial ATA Index Register (D31:F2) .....	448
13.3.2	SDATA—Serial ATA Data Register (D31:F2) .....	448
13.4	AHCI Registers (D31:F2) .....	452
13.4.1	AHCI Generic Host Control Registers (D31:F2) .....	452
13.4.2	Port Registers (D31:F2) .....	460
<b>14</b>	<b>SATA Controller Registers (D31:F5) .....</b>	<b>475</b>
14.1	PCI Configuration Registers (SATA-D31:F5) .....	475
14.1.1	VID—Vendor Identification Register (SATA-D31:F5) .....	476
14.1.2	DID—Device Identification Register (SATA-D31:F5) .....	476
14.1.3	PCICMD—PCI Command Register (SATA-D31:F5) .....	477
14.1.4	PCISTS — PCI Status Register (SATA-D31:F5) .....	477
14.1.5	RID—Revision Identification Register (SATA-D31:F5) .....	478
14.1.6	PI—Programming Interface Register (SATA-D31:F5) .....	478
14.1.7	SCC—Sub Class Code Register (SATA-D31:F5) .....	479
14.1.8	BCC—Base Class Code Register (SATA-D31:F5).....	479
14.1.9	PCMD_BAR—Primary Command Block Base Address Register (SATA-D31:F5) .....	479
14.1.10	PCNL_BAR—Primary Control Block Base Address Register (SATA-D31:F5) .....	479
14.1.11	SCMD_BAR—Secondary Command Block Base Address Register (SATA D31:F5).....	480
14.1.12	SCNL_BAR—Secondary Control Block Base Address Register (SATA D31:F5).....	480
14.1.13	BAR — Legacy Bus Master Base Address Register (SATA-D31:F5) .....	480
14.1.14	SIDPBA — SATA Index/Data Pair Base Address Register (SATA-D31:F5) .....	481
14.1.15	SVID—Subsystem Vendor Identification Register (SATA-D31:F5) .....	481
14.1.16	SID—Subsystem Identification Register (SATA-D31:F5).....	481
14.1.17	CAP—Capabilities Pointer Register (SATA-D31:F5) .....	481
14.1.18	INT_LN—Interrupt Line Register (SATA-D31:F5).....	482
14.1.19	INT_PN—Interrupt Pin Register (SATA-D31:F5).....	482
14.1.20	IDE_TIM—IDE Timing Register (SATA-D31:F5).....	482
14.1.21	SDMA_CNT—Synchronous DMA Control Register (SATA-D31:F5) .....	482





14.1.22	SDMA_TIM—Synchronous DMA Timing Register (SATA-D31:F5).....	483
14.1.23	IDE_CONFIG—IDE I/O Configuration Register (SATA-D31:F5).....	483
14.1.24	PID—PCI Power Management Capability Identification Register (SATA-D31:F5) .....	484
14.1.25	PC—PCI Power Management Capabilities Register (SATA-D31:F5).....	484
14.1.26	PMCS—PCI Power Management Control and Status Register (SATA-D31:F5) .....	485
14.1.27	MAP—Address Map Register (SATA-D31:F5) .....	486
14.1.28	PCS—Port Control and Status Register (SATA-D31:F5).....	486
14.1.29	SATACR0— SATA Capability Register 0 (SATA-D31:F5) .....	487
14.1.30	SATACR1— SATA Capability Register 1 (SATA-D31:F5) .....	487
14.1.31	FLRCID— FLR Capability ID Register (SATA-D31:F5).....	488
14.1.32	FLRCLV— FLR Capability Length and Value Register (SATA-D31:F5).....	488
14.1.33	FLRCTRL— FLR Control Register (SATA-D31:F5).....	488
14.1.34	ATC—APM Trapping Control Register (SATA-D31:F5) .....	489
14.1.35	ATC—APM Trapping Control Register (SATA-D31:F5) .....	489
14.2	Bus Master IDE I/O Registers (D31:F5) .....	489
14.2.1	BMIC[P,S]—Bus Master IDE Command Register (D31:F5) .....	490
14.2.2	BMIS[P,S]—Bus Master IDE Status Register (D31:F5) .....	490
14.2.3	BMID[P,S]—Bus Master IDE Descriptor Table Pointer Register (D31:F5).....	491
14.3	Serial ATA Index/Data Pair Superset Registers .....	492
14.3.1	SINDX—SATA Index Register (D31:F5).....	492
14.3.2	SDATA—SATA Index Data Register (D31:F5).....	492
<b>15</b>	<b>sSATA Controller Registers (D17:F4) .....</b>	<b>497</b>
15.1	PCI Configuration Registers (sSATA-D17:F4) .....	497
15.1.1	VID—Vendor Identification Register (sSATA-D17:F4) .....	498
15.1.2	DID—Device Identification Register (sSATA-D17:F4).....	499
15.1.3	PCICMD—PCI Command Register (sSATA-D17:F4) .....	499
15.1.4	PCISTS — PCI Status Register (sSATA-D17:F4).....	499
15.1.5	RID—Revision Identification Register (sSATA-D17:F4).....	500
15.1.6	PI—Programming Interface Register (sSATA-D17:F4) .....	500
15.1.7	SCC—Sub Class Code Register (sSATA-D17:F4) .....	501
15.1.8	BCC—Base Class Code Register (sSATA-D17:F4) .....	502
15.1.9	PMLT—Primary Master Latency Timer Register (sSATA-D17:F4) .....	502
15.1.10	HTYPE—Header Type Register (sSATA-D17:F4) .....	502
15.1.11	PCMD_BAR—Primary Command Block Base Address Register (sSATA-D17:F4) .....	502
15.1.12	PCNL_BAR—Primary Control Block Base Address Register (sSATA-D17:F4) .....	503
15.1.13	SCMD_BAR—Secondary Command Block Base Address Register (sSATA D17:F4).....	503
15.1.14	SCNL_BAR—Secondary Control Block Base Address Register (sSATA D17:F4).....	503
15.1.15	BAR—Legacy Bus Master Base Address Register (sSATA-D17:F4) .....	504
15.1.16	ABAR/SIDPBA1—AHCI Base Address Register/Serial ATA Index Data Pair Base Address (sSATA-D17:F4) .....	504
15.1.17	SVID—Subsystem Vendor Identification Register (sSATA-D17:F4) .....	505



15.1.18	SID—Subsystem Identification Register (sSATA-D17:F4) .....	505
15.1.19	CAP—Capabilities Pointer Register (sSATA-D17:F4) .....	505
15.1.20	INT_LN—Interrupt Line Register (sSATA-D17:F4) .....	505
15.1.21	INT_PN—Interrupt Pin Register (sSATA-D17:F4) .....	506
15.1.22	IDE_TIM—IDE Timing Register (sSATA-D17:F4) .....	506
15.1.23	SIDETIM—Slave IDE Timing Register (sSATA-D17:F4) .....	506
15.1.24	SDMA_CNT—Synchronous DMA Control Register (sSATA-D17:F4) .....	507
15.1.25	SDMA_TIM—Synchronous DMA Timing Register (sSATA-D17:F4) .....	507
15.1.26	IDE_CONFIG—IDE I/O Configuration Register (sSATA-D17:F4) .....	507
15.1.27	PID—PCI Power Management Capability Identification Register (sSATA-D17:F4) .....	508
15.1.28	PC—PCI Power Management Capabilities Register (sSATA-D17:F4) .....	508
15.1.29	PMCS—PCI Power Management Control and Status Register (sSATA-D17:F4) .....	509
15.1.30	MSICI—Message Signaled Interrupt Capability Identification Register (sSATA-D17:F4) .....	509
15.1.31	MSIMC—Message Signaled Interrupt Message Control Register (sSATA-D17:F4) .....	510
15.1.32	MSIMA— Message Signaled Interrupt Message Address Register (sSATA-D17:F4) .....	510
15.1.33	MSIMD—Message Signaled Interrupt Message Data Register (sSATA-D17:F4) .....	511
15.1.34	MAP—Address Map Register (sSATA-D17:F4) .....	511
15.1.35	PCS—Port Control and Status Register (sSATA-D17:F4) .....	512
15.1.36	SCLKCG—sSATA Clock Gating Control Register .....	513
15.1.37	SGC—sSATA General Configuration Register .....	513
15.1.38	SIRI—sSATA Initialization Registers Index .....	514
15.1.39	STRD—sSATA Initialization Register Data .....	514
15.1.40	sSATACR0—sSATA Capability Register 0 (sSATA-D17:F4) .....	515
15.1.41	sSATACR1—sSATA Capability Register 1 (sSATA-D17:F4) .....	515
15.1.42	FLRCID—FLR Capability ID Register (sSATA-D17:F4) .....	516
15.1.43	FLRCLV—FLR Capability Length and Version Register (sSATA-D17:F4) .....	516
15.1.44	FLRC—FLR Control Register (sSATA-D17:F4) .....	516
15.1.45	ATC—APM Trapping Control Register (sSATA-D17:F4) .....	517
15.1.46	ATS—APM Trapping Status Register (sSATA-D17:F4) .....	517
15.1.47	SP Scratch Pad Register (sSATA-D17:F4) .....	517
15.1.48	BFCS—BIST FIS Control/Status Register (sSATA-D17:F4) .....	518
15.1.49	BFTD1—BIST FIS Transmit Data1 Register (sSATA-D17:F4) .....	519
15.1.50	BFTD2—BIST FIS Transmit Data2 Register (sSATA-D17:F4) .....	519
15.2	Bus Master IDE I/O Registers (D17:F4) .....	519
15.2.1	BMIC[P,S]—Bus Master IDE Command Register (D17:F4) .....	520
15.2.2	BMIS[P,S]—Bus Master IDE Status Register (D17:F4) .....	520
15.2.3	BMID[P,S]—Bus Master IDE Descriptor Table Pointer Register (D17:F4) .....	521
15.2.4	AIR—AHCI Index Register (D17:F4) .....	521
15.2.5	AIDR—AHCI Index Data Register (D17:F4) .....	522
15.3	Serial ATA Index/Data Pair Superset Registers .....	522
15.3.1	SINDX—Serial ATA Index Register (D17:F4) .....	522
15.3.2	SDATA—Serial ATA Data Register (D17:F4) .....	523
15.4	AHCI Registers (D17:F4) .....	526
15.4.1	AHCI Generic Host Control Registers (D17:F4) .....	527
15.4.2	Port Registers (D17:F4) .....	533





<b>16</b>	<b>EHCI Controller Registers (D29:F0, D26:F0)</b>	<b>547</b>
16.1	USB EHCI Configuration Registers (USB EHCI—D29:F0, D26:F0)	547
16.1.1	VID—Vendor Identification Register (USB EHCI—D29:F0, D26:F0)	548
16.1.2	DID—Device Identification Register (USB EHCI—D29:F0, D26:F0)	548
16.1.3	PCICMD—PCI Command Register (USB EHCI—D29:F0, D26:F0)	549
16.1.4	PCISTS—PCI Status Register (USB EHCI—D29:F0, D26:F0)	550
16.1.5	RID—Revision Identification Register (USB EHCI—D29:F0, D26:F0)	551
16.1.6	PI—Programming Interface Register (USB EHCI—D29:F0, D26:F0)	551
16.1.7	SCC—Sub Class Code Register (USB EHCI—D29:F0, D26:F0)	551
16.1.8	BCC—Base Class Code Register (USB EHCI—D29:F0, D26:F0)	551
16.1.9	PMLT—Primary Master Latency Timer Register (USB EHCI—D29:F0, D26:F0)	552
16.1.10	HEADTYP—Header Type Register (USB EHCI—D29:F0, D26:F0)	552
16.1.11	MEM_BASE—Memory Base Address Register (USB EHCI—D29:F0, D26:F0)	552
16.1.12	SVID—USB EHCI Subsystem Vendor ID Register (USB EHCI—D29:F0, D26:F0)	553
16.1.13	SID—USB EHCI Subsystem ID Register (USB EHCI—D29:F0, D26:F0)	553
16.1.14	CAP_PTR—Capabilities Pointer Register (USB EHCI—D29:F0, D26:F0)	553
16.1.15	INT_LN—Interrupt Line Register (USB EHCI—D29:F0, D26:F0)	553
16.1.16	INT_PN—Interrupt Pin Register (USB EHCI—D29:F0, D26:F0)	554
16.1.17	PWR_CAPID—PCI Power Management Capability ID Register (USB EHCI—D29:F0, D26:F0)	554
16.1.18	NXT_PTR1—Next Item Pointer #1 Register (USB EHCI—D29:F0, D26:F0)	554
16.1.19	PWR_CAP—Power Management Capabilities Register (USB EHCI—D29:F0, D26:F0)	555
16.1.20	PWR_CNTL_STS—Power Management Control/ Status Register (USB EHCI—D29:F0, D26:F0)	555
16.1.21	DEBUG_CAPID—Debug Port Capability ID Register (USB EHCI—D29:F0, D26:F0)	556
16.1.22	NXT_PTR2—Next Item Pointer #2 Register (USB EHCI—D29:F0, D26:F0)	556
16.1.23	DEBUG_BASE—Debug Port Base Offset Register (USB EHCI—D29:F0, D26:F0)	556
16.1.24	USB_RELNUM—USB Release Number Register (USB EHCI—D29:F0, D26:F0)	557
16.1.25	FL_ADJ—Frame Length Adjustment Register (USB EHCI—D29:F0, D26:F0)	557
16.1.26	PWAKE_CAP—Port Wake Capability Register (USB EHCI—D29:F0, D26:F0)	558
16.1.27	PDO— Port Disable Override	558
16.1.28	RMHDEVR— RMH Device Removable Field	559
16.1.29	LEG_EXT_CAP—USB EHCI Legacy Support Extended Capability Register (USB EHCI—D29:F0, D26:F0)	559



16.1.30	LEG_EXT_CS—USB EHCI Legacy Support Extended Control / Status Register (USB EHCI—D29:F0, D26:F0) .....	560
16.1.31	SPECIAL_SMI—Intel Specific USB 2.0 SMI Register (USB EHCI—D29:F0, D26:F0) .....	561
16.1.32	OCMAP—Over-Current Mapping Register .....	562
16.1.33	RMHWKCTL—RMH Wake Control Register .....	564
16.1.34	ACCESS_CNTL—Access Control Register (USB EHCI—D29:F0, D26:F0) .....	564
16.1.35	EHCIIR1—EHCI Initialization Register 1 (USB EHCI—D29:F0, D26:F0) .....	565
16.1.36	EHCIIR2—EHCI Initialization Register 2 (USB EHCI—D29:F0, D26:F0) .....	565
16.1.37	FLR_CID—Function Level Reset Capability ID Register (USB EHCI—D29:F0, D26:F0) .....	566
16.1.38	FLR_NEXT—Function Level Reset Next Capability Pointer Register (USB EHCI—D29:F0, D26:F0) .....	566
16.1.39	FLR_CLV—Function Level Reset Capability Length and Version Register (USB EHCI—D29:F0, D26:F0) .....	566
16.1.40	FLR_CTRL—Function Level Reset Control Register (USB EHCI—D29:F0, D26:F0) .....	566
16.1.41	FLR_STS—Function Level Reset Status Register (USB EHCI—D29:F0, D26:F0) .....	567
16.1.42	EHCIIR3—EHCI Initialization Register 3 (USB EHCI—D29:F0, D26:F0) .....	567
16.1.43	EHCIIR4—EHCI Initialization Register 4 (USB EHCI—D29:F0, D26:F0) .....	567
16.2	Memory-Mapped I/O Registers .....	568
16.2.1	Host Controller Capability Registers .....	568
16.2.2	Host Controller Operational Registers .....	571
16.2.3	USB 2.0-Based Debug Port Registers .....	581
<b>17</b>	<b>xHCI Controller Registers (D20:F0) .....</b>	<b>585</b>
17.1	USB xHCI Configuration Registers (USB xHCI—D20:F0) .....	585
17.1.1	VID—Vendor Identification Register (USB xHCI—D20:F0) .....	586
17.1.2	DID—Device Identification Register (USB xHCI—D20:F0) .....	586
17.1.3	PCICMD—PCI Command Register (USB xHCI—D20:F0) .....	587
17.1.4	PCISTS—PCI Status Register (USB xHCI—D20:F0) .....	587
17.1.5	RID—Revision Identification Register (USB xHCI—D20:F0) .....	588
17.1.6	PI—Programming Interface Register (USB xHCI—D20:F0) .....	588
17.1.7	SCC—Sub Class Code Register (USB xHCI—D20:F0) .....	589
17.1.8	BCC—Base Class Code Register (USB xHCI—D20:F0) .....	589
17.1.9	PMLT—Primary Master Latency Timer Register (USB xHCI—D20:F0) .....	589
17.1.10	HEADTYP—Header Type Register (USB xHCI—D20:F0) .....	589
17.1.11	MEM_BASE_L—Memory Base Address Low Register (USB xHCI—D20:F0) .....	590
17.1.12	MEM_BASE_H—Memory Base Address High Register (USB xHCI—D20:F0) .....	590
17.1.13	SVID—USB xHCI Subsystem Vendor ID Register (USB xHCI—D20:F0) .....	590



17.1.14	SID—USB xHCI Subsystem ID Register (USB xHCI—D20:F0).....	590
17.1.15	CAP_PTR—Capabilities Pointer Register (USB xHCI—D20:F0).....	591
17.1.16	INT_LN—Interrupt Line Register (USB xHCI—D20:F0).....	591
17.1.17	INT_PN—Interrupt Pin Register (USB xHCI—D20:F0).....	591
17.1.18	XHCC—xHC System Bus Configuration Register (USB xHCI—D20:F0).....	591
17.1.19	XHCC2—xHC System Bus Configuration Register 2 (USB xHCI—D20:F0).....	592
17.1.20	SBRN—Serial Bus Release Number Register (USB xHCI—D20:F0) .....	592
17.1.21	FL_ADJ—Frame Length Adjustment Register (USB xHCI—D20:F0).....	592
17.1.22	PWR_CAPID—PCI Power Management Capability ID Register (USB xHCI—D20:F0) .....	593
17.1.23	NXT_PTR1—Next Item Pointer #1 Register (USB xHCI—D20:F0).....	593
17.1.24	PWR_CAP—Power Management Capabilities Register (USB xHCI—D20:F0).....	594
17.1.25	PWR_CNTL_STS—Power Management Control/ Status Register (USB xHCI—D20:F0) .....	594
17.1.26	MSI_CAPID—Message Signaled Interrupt Capability ID Register (USB xHCI—D20:F0).....	595
17.1.27	NEXT_PTR— Next Item Pointer Register (USB xHCI—D20:F0).....	595
17.1.28	MSI_MCTL— MSI Message Control Register (USB xHCI—D20:F0).....	595
17.1.29	MSI_LMAD—MSI Lower Message Address Register (USB xHCI—D20:F0).....	596
17.1.30	MSI_UMAD—MSI Upper Message Address Register (USB xHCI—D20:F0).....	596
17.1.31	MSI_MD—MSI Message Data Register (USB xHCI—D20:F0).....	596
17.1.32	U2OCM1 - XHCI USB2 Overcurrent Mapping Register1 (USB xHCI—D20:F0).....	597
17.1.33	U2OCM2 - XHCI USB2 Overcurrent Mapping Register 2 (USB xHCI—D20:F0).....	597
17.1.34	U3OCM1 - XHCI USB3 Overcurrent Pin Mapping 1 (USB xHCI—D20:F0).....	598
17.1.35	U3OCM2 - XHCI USB3 Overcurrent Pin Mapping 2 (USB xHCI—D20:F0).....	599
17.1.36	XUSB2PR —xHC USB 2.0 Port Routing Register (USB xHCI—D20:F0).....	600
17.1.37	XUSB2PRM—xHC USB 2.0 Port Routing Mask Register (USB xHCI—D20:F0).....	600
17.1.38	USB3_PSEN—USB 3.0 Port SuperSpeed Enable Register (USB xHCI—D20:F0).....	601
17.1.39	USB3PRM—USB 3.0 Port Routing Mask Register (USB xHCI—D20:F0).....	601
17.1.40	USB2PDO—xHCI USB2 Port Disable Override Register (USB xHCI—D20:F0).....	602
17.1.41	USB3PDO - USB3 Port Disable Override (USB xHCI—D20:F0).....	602
17.2	Memory-Mapped I/O Registers .....	602
17.2.1	Host Controller Capability Registers .....	603
17.2.2	Host Controller Operational Registers .....	606



17.2.3	Host Controller Runtime Registers .....	622
17.2.4	Doorbell Registers .....	626
<b>18</b>	<b>Integrated Intel® High Definition Audio Controller Registers (D27:F0) .....</b>	<b>627</b>
18.1	Intel® High Definition Audio Controller Registers (D27:F0) .....	627
18.1.1	Intel® High Definition Audio PCI Configuration Space (Intel® High Definition Audio— D27:F0) .....	627
18.1.2	PVCSTS—Port VC Status Register (Intel® High Definition Audio Controller—D27:F0) .....	640
18.1.3	Intel® High Definition Audio Memory Mapped Configuration Registers (Intel® High Definition Audio D27:F0) .....	644
<b>19</b>	<b>SMBus Controller Registers (D31:F3) .....</b>	<b>669</b>
19.1	PCI Configuration Registers (SMBus—D31:F3) .....	669
19.1.1	VID—Vendor Identification Register (SMBus—D31:F3) .....	669
19.1.2	DID—Device Identification Register (SMBus—D31:F3) .....	670
19.1.3	PCICMD—PCI Command Register (SMBus—D31:F3) .....	670
19.1.4	PCISTS—PCI Status Register (SMBus—D31:F3) .....	671
19.1.5	RID—Revision Identification Register (SMBus—D31:F3) .....	671
19.1.6	PI—Programming Interface Register (SMBus—D31:F3) .....	672
19.1.7	SCC—Sub Class Code Register (SMBus—D31:F3) .....	672
19.1.8	BCC—Base Class Code Register (SMBus—D31:F3) .....	672
19.1.9	SMBMBAR0—D31_F3_SMBus Memory Base Address 0 Register (SMBus—D31:F3) .....	672
19.1.10	SMBMBAR1—D31_F3_SMBus Memory Base Address 1 Register (SMBus—D31:F3) .....	673
19.1.11	SMB_BASE—SMBus Base Address Register (SMBus—D31:F3) .....	673
19.1.12	SVID—Subsystem Vendor Identification Register (SMBus—D31:F2/F4) .....	673
19.1.13	SID—Subsystem Identification Register (SMBus—D31:F2/F4) .....	673
19.1.14	INT_LN—Interrupt Line Register (SMBus—D31:F3) .....	674
19.1.15	INT_PN—Interrupt Pin Register (SMBus—D31:F3) .....	674
19.1.16	HOSTC—Host Configuration Register (SMBus—D31:F3) .....	674
19.2	SMBus I/O and Memory Mapped I/O Registers .....	675
19.2.1	HST_STS—Host Status Register (SMBus—D31:F3) .....	676
19.2.2	HST_CNT—Host Control Register (SMBus—D31:F3) .....	677
19.2.3	HST_CMD—Host Command Register (SMBus—D31:F3) .....	678
19.2.4	XMIT_SLVA—Transmit Slave Address Register (SMBus—D31:F3) .....	679
19.2.5	HST_D0—Host Data 0 Register (SMBus—D31:F3) .....	679
19.2.6	HST_D1—Host Data 1 Register (SMBus—D31:F3) .....	679
19.2.7	Host_BLOCK_DB—Host Block Data Byte Register (SMBus—D31:F3) .....	680
19.2.8	PEC—Packet Error Check (PEC) Register (SMBus—D31:F3) .....	680
19.2.9	RCV_SLVA—Receive Slave Address Register (SMBus—D31:F3) .....	681
19.2.10	SLV_DATA—Receive Slave Data Register (SMBus—D31:F3) .....	681
19.2.11	AUX_STS—Auxiliary Status Register (SMBus—D31:F3) .....	681
19.2.12	AUX_CTL—Auxiliary Control Register (SMBus—D31:F3) .....	682
19.2.13	SMLINK_PIN_CTL—SMLink Pin Control Register (SMBus—D31:F3) .....	682
19.2.14	SMBus_PIN_CTL—SMBus Pin Control Register (SMBus—D31:F3) .....	683
19.2.15	SLV_STS—Slave Status Register (SMBus—D31:F3) .....	683
19.2.16	SLV_CMD—Slave Command Register (SMBus—D31:F3) .....	684



19.2.17	NOTIFY_DADDR—Notify Device Address Register (SMBus—D31:F3) .....	684
19.2.18	NOTIFY_DLOW—Notify Data Low Byte Register (SMBus—D31:F3) .....	685
19.2.19	NOTIFY_DHIGH—Notify Data High Byte Register (SMBus—D31:F3) .....	685
<b>20</b>	<b>PCI Express* Configuration Registers .....</b>	<b>687</b>
20.1	PCI Express* Configuration Registers (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7) .....	687
20.1.1	VID—Vendor Identification Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7) .....	688
20.1.2	DID—Device Identification Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7) .....	689
20.1.3	PCICMD—PCI Command Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7) .....	689
20.1.4	PCISTS—PCI Status Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7) .....	690
20.1.5	RID—Revision Identification Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7) .....	691
20.1.6	PI—Programming Interface Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7) .....	691
20.1.7	SCC—Sub Class Code Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7) .....	691
20.1.8	BCC—Base Class Code Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7) .....	692
20.1.9	CLS—Cache Line Size Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7) .....	692
20.1.10	PLT—Primary Latency Timer Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7) .....	692
20.1.11	HEADTYP—Header Type Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7) .....	692
20.1.12	BNUM—Bus Number Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7) .....	693
20.1.13	SLT—Secondary Latency Timer Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7) .....	693
20.1.14	IOBL—I/O Base and Limit Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7) .....	693
20.1.15	SSTS—Secondary Status Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7) .....	693
20.1.16	MBL—Memory Base and Limit Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7) .....	694
20.1.17	PMBL—Prefetchable Memory Base and Limit Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7) .....	695
20.1.18	PMBU32—Prefetchable Memory Base Upper 32 Bits Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7) .....	695
20.1.19	PMLU32—Prefetchable Memory Limit Upper 32 Bits Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7) .....	695
20.1.20	CAPP—Capabilities List Pointer Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7) .....	696
20.1.21	INTR—Interrupt Information Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7) .....	696
20.1.22	BCTRL—Bridge Control Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7) .....	696
20.1.23	CLIST—Capabilities List Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7) .....	697
20.1.24	XCAP—PCI Express* Capabilities Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7) .....	697



20.1.25	DCAP—Device Capabilities Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7) .....	698
20.1.26	DCTL—Device Control Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7) .....	698
20.1.27	DSTS—Device Status Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7) .....	699
20.1.28	LCAP—Link Capabilities Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7) .....	700
20.1.29	LCTL—Link Control Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7) .....	701
20.1.30	LSTS—Link Status Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7) .....	702
20.1.31	SLCAP—Slot Capabilities Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7) .....	703
20.1.32	SLCTL—Slot Control Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7) .....	703
20.1.33	SLSTS—Slot Status Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7) .....	704
20.1.34	RCTL—Root Control Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7) .....	705
20.1.35	RSTS—Root Status Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7) .....	705
20.1.36	DCAP2—Device Capabilities 2 Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7) .....	706
20.1.37	DCTL2—Device Control 2 Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7) .....	706
20.1.38	LCTL2—Link Control 2 Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7) .....	707
20.1.39	LSTS2—Link Status 2 Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7) .....	708
20.1.40	MID—Message Signaled Interrupt Identifiers Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7) .....	708
20.1.41	MC—Message Signaled Interrupt Message Control Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7) .....	708
20.1.42	MA—Message Signaled Interrupt Message Address Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7) .....	709
20.1.43	MD—Message Signaled Interrupt Message Data Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7) .....	709
20.1.44	SVCAP—Subsystem Vendor Capability Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7) .....	709
20.1.45	SVID—Subsystem Vendor Identification Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7) .....	710
20.1.46	PMCAP—Power Management Capability Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7) .....	710
20.1.47	PMC—PCI Power Management Capabilities Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7) .....	710
20.1.48	PMCS—PCI Power Management Control and Status Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7) .....	711
20.1.49	MPC2—Miscellaneous Port Configuration Register 2 (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7) .....	711
20.1.50	MPC—Miscellaneous Port Configuration Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7) .....	712
20.1.51	SMSCS—SMI/SCI Status Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7) .....	714
20.1.52	RPDCGEN—Root Port Dynamic Clock Gating Enable Register (PCI Express—D28:F0/F1/F2/F3/F4/F5/F6/F7) .....	714
20.1.53	PECR1—PCI Express* Configuration Register 1 (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7) .....	715





20.1.54	PECR3—PCI Express* Configuration Register 3 (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7) .....	715
20.1.55	PEETM — PCI Express* Extended Test Mode Register (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7) .....	716
20.2	PCI Express* Advanced Error Reporting (AER).....	717
20.2.1	Advanced Error Reporting Configuration Registers (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7) .....	717
20.2.2	PCI Express* Error Reporting Flow .....	723
<b>21</b>	<b>High Precision Event Timer Registers.....</b>	<b>725</b>
21.1	Memory Mapped Registers.....	725
21.1.1	GCAP_ID—General Capabilities and Identification Register .....	726
21.1.2	GEN_CONF—General Configuration Register .....	727
21.1.3	GINTR_STA—General Interrupt Status Register .....	727
21.1.4	MAIN_CNT—Main Counter Value Register.....	728
21.1.5	TIMn_CONF—Timer n Configuration and Capabilities Register .....	728
21.1.6	TIMn_COMP—Timer n Comparator Value Register .....	730
21.1.7	TIMERn_PROCMSG_ROUT—Timer n Processor Message Interrupt Rout Register .....	731
<b>22</b>	<b>Serial Peripheral Interface (SPI) .....</b>	<b>733</b>
22.1	Serial Peripheral Interface Memory Mapped Configuration Registers .....	733
22.1.1	BFPR –BIOS Flash Primary Region Register (SPI Memory Mapped Configuration Registers) .....	734
22.1.2	HSFS—Hardware Sequencing Flash Status Register (SPI Memory Mapped Configuration Registers) .....	735
22.1.3	HSFC—Hardware Sequencing Flash Control Register (SPI Memory Mapped Configuration Registers) .....	736
22.1.4	FADDR—Flash Address Register (SPI Memory Mapped Configuration Registers) .....	736
22.1.5	FDATA0—Flash Data 0 Register (SPI Memory Mapped Configuration Registers) .....	737
22.1.6	FATAN—Flash Data [N] Register (SPI Memory Mapped Configuration Registers) .....	737
22.1.7	FRAP—Flash Regions Access Permissions Register (SPI Memory Mapped Configuration Registers) .....	738
22.1.8	FREG0—Flash Region 0 (Flash Descriptor) Register (SPI Memory Mapped Configuration Registers) .....	738
22.1.9	FREG1—Flash Region 1 (BIOS Descriptor) Register (SPI Memory Mapped Configuration Registers) .....	739
22.1.10	FREG2—Flash Region 2 (Intel ME) Register (SPI Memory Mapped Configuration Registers) .....	739
22.1.11	FREG3—Flash Region 3 (GbE) Register (SPI Memory Mapped Configuration Registers) .....	739
22.1.12	FREG4—Flash Region 4 (Platform Data) Register (SPI Memory Mapped Configuration Registers) .....	740
22.1.13	PR0—Protected Range 0 Register (SPI Memory Mapped Configuration Registers) .....	740
22.1.14	PR1—Protected Range 1 Register (SPI Memory Mapped Configuration Registers) .....	741
22.1.15	PR2—Protected Range 2 Register (SPI Memory Mapped Configuration Registers) .....	741
22.1.16	PR3—Protected Range 3 Register (SPI Memory Mapped Configuration Registers) .....	742
22.1.17	PR4—Protected Range 4 Register (SPI Memory Mapped Configuration Registers) .....	742
22.1.18	SSFS—Software Sequencing Flash Status Register (SPI Memory Mapped Configuration Registers) .....	743



22.1.19	SSFC—Software Sequencing Flash Control Register (SPI Memory Mapped Configuration Registers).....	743
22.1.20	PREOP—Prefix Opcode Configuration Register (SPI Memory Mapped Configuration Registers).....	744
22.1.21	OPTYPE—Opcode Type Configuration Register (SPI Memory Mapped Configuration Registers).....	745
22.1.22	OPMENU—Opcode Menu Configuration Register (SPI Memory Mapped Configuration Registers).....	745
22.1.23	BBAR—BIOS Base Address Configuration Register (SPI Memory Mapped Configuration Registers).....	746
22.1.24	FDOC—Flash Descriptor Observability Control Register (SPI Memory Mapped Configuration Registers).....	746
22.1.25	FDOD—Flash Descriptor Observability Data Register (SPI Memory Mapped Configuration Registers).....	747
22.1.26	AFC—Additional Flash Control Register (SPI Memory Mapped Configuration Registers).....	747
22.1.27	LVSCC— Host Lower Vendor Specific Component Capabilities Register (SPI Memory Mapped Configuration Registers).....	747
22.1.28	UVSCC— Host Upper Vendor Specific Component Capabilities Register (SPI Memory Mapped Configuration Registers).....	748
22.1.29	FPB — Flash Partition Boundary Register (SPI Memory Mapped Configuration Registers).....	749
22.1.30	SRDL — Soft Reset Data Lock Register (SPI Memory Mapped Configuration Registers).....	750
22.1.31	SRDC — Soft Reset Data Control Register (SPI Memory Mapped Configuration Registers).....	750
22.1.32	SRD — Soft Reset Data Register (SPI Memory Mapped Configuration Registers).....	750
22.2	Flash Descriptor Records.....	751
22.3	OEM Section .....	751
22.4	GbE SPI Flash Program Registers .....	751
22.4.1	GLFPR –Gigabit LAN Flash Primary Region Register (GbE LAN Memory Mapped Configuration Registers) .....	752
22.4.2	HSFS—Hardware Sequencing Flash Status Register (GbE LAN Memory Mapped Configuration Registers) .....	752
22.4.3	HSFC—Hardware Sequencing Flash Control Register (GbE LAN Memory Mapped Configuration Registers) .....	753
22.4.4	FADDR—Flash Address Register (GbE LAN Memory Mapped Configuration Registers) .....	754
22.4.5	FDATA0—Flash Data 0 Register (GbE LAN Memory Mapped Configuration Registers) .....	754
22.4.6	FRAP—Flash Regions Access Permissions Register (GbE LAN Memory Mapped Configuration Registers) .....	754
22.4.7	FREG0—Flash Region 0 (Flash Descriptor) Register (GbE LAN Memory Mapped Configuration Registers) .....	755
22.4.8	FREG1—Flash Region 1 (BIOS Descriptor) Register (GbE LAN Memory Mapped Configuration Registers) .....	755
22.4.9	FREG2—Flash Region 2 (Intel ME) Register (GbE LAN Memory Mapped Configuration Registers) .....	756
22.4.10	FREG3—Flash Region 3 (GbE) Register (GbE LAN Memory Mapped Configuration Registers) .....	756
22.4.11	PR0—Protected Range 0 Register (GbE LAN Memory Mapped Configuration Registers) .....	756
22.4.12	PR1—Protected Range 1 Register (GbE LAN Memory Mapped Configuration Registers) .....	757
22.4.13	SSFS—Software Sequencing Flash Status Register (GbE LAN Memory Mapped Configuration Registers) .....	757
22.4.14	SSFC—Software Sequencing Flash Control Register (GbE LAN Memory Mapped Configuration Registers) .....	758





22.4.15	PREOP—Prefix Opcode Configuration Register (GbE LAN Memory Mapped Configuration Registers) .....	759
22.4.16	OPTYPE—Opcode Type Configuration Register (GbE LAN Memory Mapped Configuration Registers) .....	759
22.4.17	OPMENU—Opcode Menu Configuration Register (GbE LAN Memory Mapped Configuration Registers) .....	760
<b>23</b>	<b>Thermal Sensor Registers (D31:F6) .....</b>	<b>761</b>
23.1	PCI Bus Configuration Registers .....	761
23.1.1	VID—Vendor Identification Register .....	762
23.1.2	DID—Device Identification Register .....	762
23.1.3	CMD—Command Register .....	762
23.1.4	STS—Status Register .....	763
23.1.5	RID—Revision Identification Register .....	763
23.1.6	PI— Programming Interface Register .....	763
23.1.7	SCC—Sub Class Code Register .....	764
23.1.8	BCC—Base Class Code Register .....	764
23.1.9	CLS—Cache Line Size Register .....	764
23.1.10	LT—Latency Timer Register .....	764
23.1.11	HTYPE—Header Type Register .....	764
23.1.12	TBAR—Thermal Base Register .....	765
23.1.13	TBARH—Thermal Base High DWord Register .....	765
23.1.14	SVID—Subsystem Vendor ID Register .....	765
23.1.15	SID—Subsystem ID Register .....	766
23.1.16	CAP_PTR—Capabilities Pointer Register .....	766
23.1.17	INTLN—Interrupt Line Register .....	766
23.1.18	INTPN—Interrupt Pin Register .....	766
23.1.19	TBARB—BIOS Assigned Thermal Base Address Register .....	767
23.1.20	TBARBH—BIOS Assigned Thermal Base High DWord Register .....	767
23.1.21	PID—PCI Power Management Capability ID Register .....	767
23.1.22	PC—Power Management Capabilities Register .....	768
23.1.23	PCS—Power Management Control And Status Register .....	768
23.2	Thermal Memory Mapped Configuration Registers (Thermal Sensor - D31:F26) .....	769
23.2.1	TEMP—Temperature Register .....	769
23.2.2	TSC—Thermal Sensor Control Register .....	770
23.2.3	TSS—Thermal Sensor Status Register .....	770
23.2.4	TSEL—Thermal Sensor Enable and Lock Register .....	771
23.2.5	TSREL—Thermal Sensor Reporting Enable and Lock Register .....	771
23.2.6	TSMIC—Thermal Sensor SMI Control Register .....	771
23.2.7	CTT—Catastrophic Trip Point Register .....	772
23.2.8	TAHV—Thermal Alert High Value Register .....	772
23.2.9	TALV—Thermal Alert Low Value Register .....	772
23.2.10	TL—Throttle Levels Register .....	772
23.2.11	PHL—PCH Hot Level Register .....	773
23.2.12	PHLC—PHL Control Register .....	773
23.2.13	TAS—Thermal Alert Status Register .....	773
23.2.14	TSPIEN — PCI Interrupt Event Enables Register .....	774
23.2.15	TSGPEN—General Purpose Event Enables Register .....	774
<b>24</b>	<b>Intel® Management Engine Subsystem Registers (D22:F[3:0]) .....</b>	<b>775</b>
24.1	First Intel® Management Engine Interface (Intel® MEI) Configuration Registers (Intel® MEI 1 — D22:F0) .....	775
24.1.1	PCI Configuration Registers (Intel® MEI 1—D22:F0) .....	775
24.1.2	MEIO_MBAR—Intel® MEI 1 MMIO Registers .....	787



24.2	Second Intel® Management Engine Interface (Intel® MEI 2) Configuration Registers (Intel® MEI 2—D22:F1) .....	789
24.2.1	PCI Configuration Registers (Intel® MEI 2—D22:F2) .....	789
24.2.2	MEI1_MBAR—Intel® MEI 2 MMIO Registers .....	800
24.3	IDE Redirect IDER Registers (IDER — D22:F2).....	802
24.3.1	PCI Configuration Registers (IDER—D22:F2).....	802
24.3.2	IDER BAR0 Registers .....	810
24.3.3	IDER BAR1 Registers .....	818
24.3.4	IDER BAR4 Registers .....	819
24.4	Serial Port for Remote Keyboard and Text (KT) Redirection (KT — D22:F3) .....	825
24.4.1	PCI Configuration Registers (KT — D22:F3) .....	825
24.4.2	KT IO/Memory Mapped Device Registers .....	832
<b>25</b>	<b>SPSR PCIe Configuration Space Registers (D17:F0) .....</b>	<b>839</b>
25.1	SPSR Configuration Registers .....	839
25.1.1	VID—Vendor ID Register.....	840
25.1.2	DID—Device ID Register .....	840
25.1.3	PCICMD—PCI Command Register .....	840
25.1.4	PCISTS—PCI Status Register .....	841
25.1.5	RID—Revision ID Register .....	842
25.1.6	CC—Class Code Register .....	842
25.1.7	CLS—Cacheline Size Register.....	842
25.1.8	HDR—Header Type Register .....	842
25.1.9	SVID—Subsystem Vendor ID Register.....	842
25.1.10	SID—Subsystem ID Register .....	843
25.1.11	EROMBAR—Expansion ROM Base Address .....	843
25.1.12	CAPPTR—Capabilities Pointer Register.....	844
25.1.13	INTL—Interrupt Line Register .....	844
25.1.14	INTP—Interrupt PIN Register .....	844
25.1.15	EXPCAPLST—PCI Express Capability List Register .....	844
25.1.16	EXCAP—PCI Express Capabilities Register .....	844
25.1.17	DEVCAP—Device Capabilities Register .....	845
25.1.18	DEVCTL—Device Control Register.....	845
25.1.19	DEVSTS—Device Status Register.....	846
25.1.20	LINKCAP—Link Capabilities Register .....	847
25.1.21	LINKCTL—Link Control Register .....	848
25.1.22	LINKSTS—Link Status Register .....	848
25.1.23	DEVCAP2—Device Capabilities 2 Register .....	849
25.1.24	DEVCTL2—Device Control 2 Register .....	850
25.1.25	DEVSTS2—Device Status 2 Register .....	850
25.1.26	LINKCAP2—Link Capabilities 2 Register .....	851
25.1.27	LINKCTL2—Link Control 2 Register .....	851
25.1.28	LINKSTS2—Link Status 2 Register.....	851
25.1.29	SLOTCAP2—Slot Capabilities 2 Register.....	852
25.1.30	SLOTCTL2—Slot Control 2 Register.....	852
25.1.31	SLOTSTS2—lot Status 2 Register .....	852
25.1.32	PMCAPLST—Power Management Capability List Register .....	852
25.1.33	PMCAP—Power Management Capabilities Register.....	853
25.1.34	PMCSR—Power Management Control / Status Register .....	853
25.1.35	MSDEVFUNCHIDE—MS Unit Device Function Hide Register.....	854
25.1.36	PRIBLKCTL — Private Block Control Register .....	854
25.1.37	DEVCLKGTCTL — Device Clock Gate control.....	854
25.1.38	PLKCTL — Personality Lock Key Control Register .....	855
25.1.39	ADRTIMERCTRL — ADR Timer Control.....	855



<b>26</b>	<b>MS SMBus Controller Registers</b>	<b>857</b>
26.1	PCI Configuration Registers (MS SMBus—D17:F1/F2/F3)	857
26.1.1	VID—Vendor Identification Register (MS SMBus—D17:F1/F2/F3)	858
26.1.2	DID—Device Identification Register (MS SMBus—D17:F1/F2/F3)	858
26.1.3	PCICMD—PCI Command Register (MS SMBus—D17:F1/F2/F3)	858
26.1.4	PCISTS—PCI Status Register (MS SMBus—D17:F1/F2/F3)	859
26.1.5	RID—Revision Identification Register (MS SMBus—D17:F1/F2/F3)	860
26.1.6	PI—Programming Interface Register (MS SMBus—D17:F1/F2/F3)	860
26.1.7	SCC—Sub Class Code Register (MS SMBus—D17:F1/F2/F3)	860
26.1.8	BCC—Base Class Code Register (MS SMBus—D17:F1/F2/F3)	860
26.1.9	CLS—Cacheline Size Register (MS SMBus—D17:F1/F2/F3)	861
26.1.10	HDR—Header Type Register (MS SMBus—D17:F1/F2/F3)	861
26.1.11	SMBMBAR—MS SMBus Memory Base Address Register (MS SMBus—D17:F1/F2/F3)	861
26.1.12	SMB_IOBASE—MS SMBus I/O Base Address Register (MS SMBus—D17:F1/F2/F3)	861
26.1.13	SVID—Subsystem Vendor Identification Register (MS SMBus—D17:F1/F2/F3)	862
26.1.14	SID—Subsystem Identification Register (MS SMBus—D31:F2/F4)	862
26.1.15	CAPPTR—Capabilities Pointer Register (MS SMBus—D17:F1/F2/F3)	862
26.1.16	INT_LN—Interrupt Line Register (MS SMBus—D17:F1/F2/F3)	862
26.1.17	INT_PN—Interrupt Pin Register (MS SMBus—D17:F1/F2/F3)	863
26.1.18	HOSTC—Host Configuration Register (MS SMBus—D17:F1/F2/F3)	863
26.1.19	CLIST—PCI Express Capabilities List Register (MS SMBus—D17:F1/F2/F3)	863
26.1.20	XCAP—PCI Express Capabilities Register (MS SMBus—D17:F1/F2/F3)	864
26.1.21	DCAP—Device Capabilities Register (MS SMBus—D17:F1/F2/F3)	864
26.1.22	DCTL—Device Control Register (MS SMBus—D17:F1/F2/F3)	865
26.1.23	DSTS—Device Status Register (MS SMBus—D17:F1/F2/F3)	865
26.1.24	LCAP—Link Capabilities Register (MS SMBus—D17:F1/F2/F3)	866
26.1.25	LCTL—Link Control Register (MS SMBus—D17:F1/F2/F3)	867
26.1.26	LSTS—Link Status Register (MS SMBus—D17:F1/F2/F3)	867
26.1.27	DCAP2—Device Capabilities 2 Register (MS SMBus—D17:F1/F2/F3)	868
26.1.28	DCTL2—Device Control 2 Register (MS SMBus—D17:F1/F2/F3)	868



26.1.29	DSTS2—Device Status 2 Register (MS SMBus—D17:F1/F2/F3) .....	869
26.1.30	LCAP2—Link Capabilities 2 Register (MS SMBus—D17:F1/F2/F3) .....	869
26.1.31	LCTL2—Link Control 2 Register (MS SMBus—D17:F1/F2/F3) .....	869
26.1.32	LSTS2—Link Status 2 Register (MS SMBus—D17:F1/F2/F3) .....	870
26.1.33	PMCAPLST—Power Management Capability List Register (MS SMBus—D17:F1/F2/F3) .....	870
26.1.34	PMCAP—PCI Power Management Capabilities Register (MS SMBus—D17:F1/F2/F3) .....	870
26.1.35	PMCS—PCI Power Management Control and Status Register (MS SMBus—D17:F1/F2/F3) .....	871
26.1.36	Message Signaled Interrupt Identifiers Register (MS SMBus—D17:F1/F2/F3) .....	871
26.1.37	Message Signaled Interrupt Message Control Register (MS SMBus—D17:F1/F2/F3) .....	872
26.1.38	Message Signaled Interrupt Message Address Register (MS SMBus—D17:F1/F2/F3) .....	872
26.1.39	Message Signaled Interrupt Message Data Register (MS SMBus—D17:F1/F2/F3) .....	872
26.1.40	Personality Lock Key Control Register (MS SMBus—D17:F1/F2/F3) .....	873
26.1.41	UES—Uncorrectable Error Status Register (MS SMBus—D17:F1/F2/F3) .....	873
26.1.42	UEM—Uncorrectable Error Mask Register (MS SMBus—D17:F1/F2/F3) .....	874
26.2	MS SMBus I/O and Memory Mapped I/O Registers .....	875
26.2.1	HST_STS—Host Status Register (MS SMBus—D17:F1/F2/F3) .....	875
26.2.2	HST_CNT—Host Control Register (MS SMBus—D17:F1/F2/F3) .....	876
26.2.3	HST_CMD—Host Command Register (MS SMBus—D17:F1/F2/F3) .....	877
26.2.4	XMIT_SLVA—Transmit Slave Address Register (MS SMBus—D17:F1/F2/F3) .....	878
26.2.5	HST_D0—Host Data 0 Register (MS SMBus—D17:F1/F2/F3) .....	878
26.2.6	HST_D1—Host Data 1 Register (MS SMBus—D17:F1/F2/F3) .....	878
26.2.7	Host_BLOCK_DB—Host Block Data Register (MS SMBus—D17:F1/F2/F3) .....	879
26.2.8	PEC—Packet Error Check (PEC) Data Register (Mbus—D17:F1/F2/F3) .....	879
26.2.9	AUX_STS—Auxiliary Status Register (MS SMBus—D17:F1/F2/F3) .....	879
26.2.10	AUX_CTL—Auxiliary Control Register (MS SMBus—D17:F1/F2/F3) .....	880
26.2.11	MS SMBus_PIN_CTL—MS SMBus Pin Control Register (MS SMBus—D17:F1/F2/F3) .....	880



## Figures

2-1	PCH Interface Signals Block Diagram .....	14
2-2	Example External RTC Circuit .....	26
4-1	Conceptual PCH High-Level Clock Diagram (External Clocking Mode) .....	64
4-2	S3/S4/S5/G3 to S0 .....	67
4-3	S0 to S3/S4/S5/G3 .....	68
5-1	Flexible IO - High Speed Signal Mapping with PCIe*, USB 3.0*, and SATA Ports .....	69
5-2	PCI Express* Supported Port Configurations .....	71
5-3	Generation of SERR# to Platform .....	74
5-4	Valid PCI Express Ports for Platform LAN Connect Device (GbE) Support .....	76
5-5	LPC Interface Diagram .....	84
5-6	PCH DMA Controller .....	88
5-7	DMA Request Assertion through LDRQ# .....	91
5-8	Conceptual Diagram of SLP_LAN# Behavior .....	129
5-9	TCO Legacy/Compatible Mode SMBus Configuration .....	135
5-10	Advanced TCO Mode .....	136
5-11	Serial Post over GPIO Reference Circuit .....	138
5-12	Flow for Port Enable / Device Present Bits .....	147
5-13	Serial Data transmitted over the SGPIO Interface .....	151
5-14	EHCI with USB 2.0 with Rate Matching Hub .....	166
5-15	PCH Intel® Management Engine High-Level Block Diagram .....	188
5-16	Flash Descriptor Sections .....	192
5-17	Flow for Port Enable / Device Present Bits .....	210
5-18	Serial Data transmitted over the SGPIO Interface .....	214
6-1	PCH Ballout (Top View - Upper Left) .....	229
6-2	PCH Ballout (Top View - Lower Left) .....	229
6-3	PCH Ballout (Top View - Upper Right) .....	230
6-4	PCH Ballout (Top View - Lower Right) .....	230
7-1	PCH Package Drawing .....	232
8-1	SPI Signal Analysis .....	245
8-2	G3 w/RTC Loss to S4/S5 (With Deep Sx Support) Timing Diagram .....	250
8-3	G3 w/RTC Loss to S4/S5 (Without Deep Sx Support) Timing Diagram .....	250
8-4	S5 to S0 Timing Diagram .....	251
8-5	S3/M3 to S0 Timing Diagram .....	252
8-6	S5/Moff - S5/M3 Timing Diagram .....	252
8-7	S0 to S5 Timing Diagram .....	253
8-8	S3/S4/S5 to Deep Sx to G3 w/ RTC Loss Timing Diagram .....	254
8-9	DRAMPWROK Timing Diagram .....	254
8-10	PCH Test Load .....	255
8-11	PCH Suspend Well Ramp Up/Down Requirement .....	255
8-12	Sequencing Requirements between PCH VCCSUS (1.05V) and External USB VBUS .....	255
8-13	Sequencing Requirements between PCH VCC3_3, VCCST3_3 and VCC Core Rail .....	256
8-14	Special Timing Sequencing Requirements between PCH VCC3_3, VCCST3_3 and VCC Core Rail .....	256
8-15	Sequencing Requirements Between PCH VCC1_5 and VCC Core Rail .....	257
20-1	PCI Express Error Reporting Flow .....	723



## Tables

1-1	Industry Specifications .....	1
1-2	SKU differentiation.....	10
1-3	Intel® C610 Series Chipset and Intel® X99 Chipset Device and Revision ID Table .....	11
2-1	IO Flexibility Signal Mapping .....	15
2-2	USB Interface Signals.....	16
2-3	PCI Express* Signals.....	20
2-4	Serial ATA Interface Signals .....	21
2-5	Clock Interface Signals .....	24
2-6	Real Time Clock Interface .....	26
2-7	RTC Crystal Requirements.....	26
2-8	External Crystal Oscillator Requirements .....	27
2-9	Interrupt Signals .....	27
2-10	Processor Interface Signals .....	27
2-11	Direct Media Interface Signals .....	28
2-12	Intel® High Definition Audio Link Signals.....	28
2-13	LPC Interface Signals .....	29
2-14	General Purpose I/O Signals.....	30
2-15	GPIO Serial Expander Interface .....	34
2-16	Functional Strap Definitions.....	34
2-17	SM Bus Interface Signals .....	37
2-18	MS SMBus Interface Signals .....	37
2-19	System Management Interface Signals .....	38
2-20	Serial Peripheral Interface (SPI) Signals.....	38
2-21	Manageability Signals.....	39
2-22	Power Management Interface Signals .....	40
2-23	Power and Ground Signals .....	42
2-24	Thermal Signals.....	43
2-25	Miscellaneous Signals .....	43
2-26	Testability Signals.....	45
2-27	Reserved and Test Pins.....	45
3-1	Integrated Pull-Up and Pull-Down Resistors .....	47
3-2	Output Signals - Power Plane and States.....	49
3-3	Input Signals - Power Plane and States.....	54
4-1	PCH Clock Inputs .....	59
4-2	PCH Clock Outputs.....	60
4-3	PCH Clock Input .....	61
4-4	PCH Clock Output .....	62
4-5	PCH Clock Inputs .....	62
4-6	Clock Outputs .....	63
4-7	PCH PLLs .....	65
4-8	Modulator Blocks .....	65
5-1	MSI versus PCI IRQ Actions.....	72
5-2	LAN Mode Support .....	79
5-3	LPC Cycle Types Supported .....	84
5-4	Start Field Bit Definitions .....	85
5-5	Cycle Type Bit Definitions .....	85
5-6	Transfer Size Bit Definition .....	85
5-7	SYNC Bit Definition .....	86
5-8	DMA Transfer Size .....	89
5-9	Address Shifting in 16-Bit I/O DMA Transfers.....	89
5-10	Counter Operating Modes .....	95
5-11	Interrupt Controller Connections .....	97
5-12	Interrupt Status Registers.....	98
5-13	Content of Interrupt Vector Byte.....	98



5-14	APIC Interrupt Mapping1 .....	103
5-15	Stop Frame Explanation .....	106
5-16	Data Frame Format .....	106
5-17	Configuration Bits Reset by RTCRST# Assertion.....	109
5-18	INIT# Going Active.....	111
5-19	NMI Sources.....	111
5-20	General Power States for Systems Using the PCH .....	113
5-21	State Transition Rules for the PCH .....	113
5-22	System Power Plane .....	114
5-23	Causes of SMI and SCI.....	115
5-24	Sleep Types.....	118
5-25	Causes of Wake Events .....	119
5-26	GPI Wake Events.....	120
5-27	Transitions Due to Power Failure .....	121
5-28	Supported Deep Sx Policy Configurations.....	122
5-29	Deep Sx Wake Events.....	122
5-30	Transitions Due to Power Button .....	123
5-31	Transitions Due to RI# Signal .....	124
5-32	Write Only Registers with Read Paths in ALT Access Mode.....	126
5-33	PIC Reserved Bits Return Values .....	127
5-34	Register Write Accesses in ALT Access Mode .....	127
5-35	SUSWARN#/GPIO30 Steady State Pin Behavior.....	130
5-36	Causes of Host and Global Resets.....	132
5-37	Event Transitions that Cause Messages .....	135
5-38	Multi-activity LED Message Type.....	150
5-39	Legacy Replacement Routing .....	153
5-40	Debug Port Behavior.....	160
5-41	PCH USB2.0 port to XHCI USB2.0 port mapping .....	166
5-42	I <sup>2</sup> C* Block Read.....	170
5-43	Enable for SMBALERT# .....	172
5-44	Enables for SMBus Slave Write and SMBus Host Events .....	173
5-45	Enables for the Host Notify Command .....	173
5-46	Slave Write Registers.....	174
5-47	Command Types .....	175
5-48	Slave Read Cycle Format.....	175
5-49	Data Values for Slave Read Registers.....	176
5-50	Host Notify Format .....	178
5-51	PCH Thermal Throttle States (T-states) .....	181
5-52	PCH Thermal Throttling Configuration Registers.....	181
5-53	Block Read Command – Byte Definition .....	182
5-54	Region Size versus Erase Granularity of Flash Components .....	191
5-55	Region Access Control Table .....	193
5-56	Hardware Sequencing Commands and Opcode Requirements .....	196
5-57	Flash Protection Mechanism Summary.....	197
5-58	Recommended Pinout for 8-Pin Serial Flash Device .....	198
5-59	Recommended Pinout for 16-Pin Serial Flash Device.....	199
5-60	Multi-activity LED Message Type.....	213
6-1	PCH Ballout by Signal Name .....	217
8-1	PCH Absolute Maximum Ratings .....	233
8-2	PCH Power Supply Range .....	234
8-3	I <sub>CC</sub> Measurements .....	234
8-4	Single-Ended Signal DC Characteristics as Inputs or Outputs.....	235
8-5	Differential Signal DC Characteristics .....	240
8-6	Other DC Characteristics .....	244
8-7	SPI Electrical DC Specifications .....	244
8-8	Power Sequencing and Reset Signal Timings .....	246





8-9	Suspend Well Voltage Ramp Up/Down Requirements .....	258
8-10	Core Well Voltage Ramp Up/Down Requirements .....	258
.	CLKOUT_PCIE_[P,N][7:0], CLKOUT_GPB_PCIE_[P:N][2:0], CLKOUT_DMI_[P,N][1:0], CLKOUT_ITPXDP_[P,N] Periods with Spread Spectrum Clocking (SSC) .....	259
9-1	PCI Devices and Functions .....	262
9-2	Fixed I/O Ranges Decoded by PCH .....	264
9-3	Variable I/O Decode Ranges .....	266
9-4	Memory Decode Ranges from Processor Perspective .....	267
9-5	SPI Mode Address Swapping .....	269
10-1	Chipset Configuration Register Memory Map (Memory Space) .....	271
11-1	Gigabit LAN Configuration Registers Address Map (Gigabit LAN—D25:F0) .....	311
11-2	Gigabit LAN Capabilities and Status Registers Address Map (Gigabit LAN—MBA) .....	324
12-1	LPC Interface PCI Register Address Map (LPC I/F—D31:F0) .....	329
12-2	DMA Registers .....	351
12-3	PIC Registers .....	360
12-4	APIC Direct Registers .....	367
12-5	APIC Indirect Registers .....	367
12-6	RTC I/O Registers .....	372
12-7	RTC (Standard) RAM Bank .....	372
12-8	Processor Interface PCI Register Address Map .....	375
12-9	Power Management PCI Register Address Map (PM—D31:F0) .....	378
12-10	APM Register Map .....	386
12-11	ACPI and Legacy I/O Register Map .....	386
12-12	TCO I/O Register Address Map .....	402
12-13	Registers to Control GPIO Address Map .....	408
12-14	Registers to Control GSX Address Map .....	418
13-1	SATA Controller PCI Register Address Map (SATA—D31:F2) .....	421
13-2	Bus Master IDE I/O Register Address Map .....	445
13-3	AHCI Register Address Map .....	452
13-4	Generic Host Controller Register Address Map .....	452
13-5	Port [5:0] DMA Register Address Map .....	460
14-1	SATA Controller PCI Register Address Map (SATA—D31:F5) .....	475
14-2	Bus Master IDE I/O Register Address Map .....	489
15-1	sSATA Controller PCI Register Address Map (sSATA—D17:F4) .....	497
15-2	Bus Master IDE I/O Register Address Map .....	519
15-3	AHCI Register Address Map .....	526
15-4	Generic Host Controller Register Address Map .....	527
15-5	Port [3:0] DMA Register Address Map .....	533
16-1	USB EHCI PCI Register Address Map (USB EHCI—D29:F0, D26:F0) .....	547
16-2	Enhanced Host Controller Capability Registers .....	568
16-3	Enhanced Host Controller Operational Register Address Map .....	571
16-4	Debug Port Register Address Map .....	581
17-1	USB xHCI PCI Register Address Map (USB xHCI—D20:F0) .....	585
17-2	Enhanced Host Controller Capability Registers .....	603
17-3	Enhanced Host Controller Operational Register Address Map .....	606
17-4	Enhanced Host Controller Operational Register Address Map .....	622
18-1	Intel® High Definition Audio PCI Register Address Map (Intel® High Definition Audio D27:F0) .....	627
18-2	Intel® High Definition Audio Memory Mapped Configuration Registers Address Map (Intel® High Definition Audio D27:F0) .....	644
19-1	SMBus Controller PCI Register Address Map (SMBus—D31:F3) .....	669
19-2	SMBus I/O and Memory Mapped I/O Register Address Map .....	675
20-1	PCI Express* Configuration Registers Address Map (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7) .....	687





20-2	PCI Express* Error Reporting Configuration Registers Address Map (PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7) .....	717
21-1	Memory-Mapped Register Address Map .....	725
22-1	Serial Peripheral Interface (SPI) Register Address Map (SPI Memory Mapped Configuration Registers) .....	733
22-2	Gigabit LAN SPI Flash Program Register Address Map (GbE LAN Memory Mapped Configuration Registers) .....	751
23-1	Thermal Sensor Register Address Map .....	761
23-2	Thermal Memory Mapped Configuration Register Address Map .....	769
24-1	Intel® MEI 1 Configuration Registers Address Map (Intel® MEI 1—D22:F0) .....	775
24-2	Intel® MEI 1 MMIO Register Address Map .....	787
24-3	Intel® MEI 2 Configuration Registers Address Map (Intel® MEI 2—D22:F1) .....	789
24-4	Intel® MEI 2 MMIO Register Address Map .....	800
24-5	IDE Redirect Function IDER Register Address Map .....	802
24-6	IDER BAR0 Register Address Map .....	810
24-7	IDER BAR1 Register Address Map .....	818
24-8	IDER BAR4 Register Address Map .....	819
24-9	Serial Port for Remote Keyboard and Text (KT) Redirection Register Address Map .....	825
24-10	KT IO/Memory Mapped Device Register Address Map .....	832
25-1	SPSR Register Address Map .....	839
26-1	MS SMBus Controller PCI Register Address Map (SMBus—D17:F1/F2/F3) .....	857
26-2	MS SMBus I/O and Memory Mapped I/O Register Address Map .....	875



## Revision History

---

Revision Number	Description	Revision Date
003	<ul style="list-style-type: none"><li>Merged Spec Update items and corrected MaxSlots in HCSPARAMS1 register</li></ul>	October 2015
002	<ul style="list-style-type: none"><li>Added Intel® C610 Series Chipset</li></ul>	September 2014
001	<ul style="list-style-type: none"><li>Initial Release</li></ul>	August 2014



## Intel® C610 Series Chipset and Intel® X99 Chipset Features

- **Direct Media Interface**
  - Up to 2 GB/s each direction, full duplex.
  - Transparent to software
  - Supports Management Component Transport Protocol (MCTP) message forwarding
- **NEW: Flexible IO**
  - A new architecture that allows some high speed IO signals to be configured as SATA or USB 3.0 or PCIe\*
- **PCI Express\***
  - Up to eight PCI Express root ports
  - Supports PCI Express Rev 2.0 running at up to 5.0 GT/s
  - Ports 1-4 and 5-8 can independently be configured to support multiple port configurations
  - Module based Hot-Plug supported (that is, ExpressCard\*)
  - NEW: Latency Tolerance Reporting
  - NEW: Optimized Buffer Flush/Fill
- **Integrated Serial ATA Host Controller**
  - NEW: Up to ten SATA ports
  - Data transfer rates supported: 6.0 Gb/s, 3.0 Gb/s, and 1.5 Gb/s on all ports
  - Integrated AHCI controller
- **External SATA support on all ports**
  - 3.0 Gb/s and 1.5 Gb/s support
  - Port Disable Capability
- **Intel® Rapid Storage Technology**
  - Configures the PCH SATA controller as a RAID controller supporting RAID 0/1/5/10
- **Intel® Smart Response Technology**
- **Intel® High Definition Audio Interface**
  - PCI Express endpoint
  - Independent Bus Master logic for eight general purpose streams: four input and four output
  - Support four external Codecs
  - Supports variable length stream slots
  - Supports multichannel, 32-bit sample depth, 192 kHz sample rate output
  - Provides mic array support
  - Allows for non-48 kHz sampling output
  - Support for ACPI Device States
  - Low Voltage
- **Eight TACH signals and Four PWM signals**
- **Platform Environmental Control Interface (PECI) and Simple Serial Transport (SST) 1.0 Bus**
- **USB**
  - NEW: xHCI Host Controller, supports up to Six SuperSpeed USB 3.0 connections and 14 USB 2.0 connections
  - NEW: More flexibility in pairing USB 3.0 and USB 2.0 signals to the same connector
  - Two EHCI Host Controllers, supporting up to fourteen external USB 2.0 ports
  - Support for dynamic power gating and Intel® Power Management Framework (PMF)
  - Per-Port-Disable Capability
  - New: Support USB 3.0 SuperSpeed Debug Device or up to two USB 2.0 High-speed Debug Ports
  - Supports wake-up from sleeping states S1-S4
- **Integrated Gigabit LAN Controller**
  - Connection utilizes PCI Express pins
  - Integrated ASF Management Controller
  - Network security with System Defense
  - Supports IEEE 802.3
  - 10/100/1000 Mbps Ethernet Support
  - Jumbo Frame Support
- **Intel® Active Management Technology with System Defense**
  - Network Outbreak Containment Heuristics
- **Intel® I/O Virtualization (Intel® VT-d) Support**
- **Intel® Trusted Execution Technology Support**
- **Intel® Anti-Theft Technology**
- **Power Management Logic**
  - Supports ACPI 4.0a
  - ACPI-defined power states (processor driven C states)
  - ACPI Power Management Timer
  - SMI# generation
  - All registers readable/restorable for proper resume from 0 V core well suspend states
  - Support for APM-based legacy power management for non-ACPI implementations
- **NEW: Integrated Clock Controller**
  - Full featured platform clocking solution: External Clocking Mode, Native iCLK Mode and PCH Hybrid Mode.



- Eleven PCIe 3.0 specification compliant clocks for PCIe down devices, Two PCIe 3.0 specification compliant clocks for BCLK/DMI, one PCIe 3.0 specification compliant clocks for ITPXDP, five 33 MHz PCI clocks, four Flex Clocks that can be configured for various frequencies.
- **External Glue Integration**
  - Integrated Pull-down and Series resistors on USB
- **Enhanced DMA Controller**
  - Two cascaded 8237 DMA controllers
  - Supports LPC DMA
- **SMBus**
  - Interface speeds of up to 100/400 kbps
  - Supports SMBus 2.0 Specification
  - Host interface allows processor to communicate using SMBus
  - Slave interface allows an internal or external microcontroller to access system resources
  - Supports most two-wire components that are also I<sup>2</sup>C compatible
- **SMLink**
  - Provides independent manageability bus through SMLink0 and SMLink1
  - SMLink0 dedicated to LAN PHY, operating up to 1 MHz
  - SMLink1 dedicated to EC or BMC, operating up to 1MHz
- **High Precision Event Timers**
  - Advanced operating system interrupt scheduling
- **Timers Based on 8254**
  - System timer, Refresh request, Speaker tone output
- **Real-Time Clock**
  - 256 byte battery-backed CMOS RAM
  - Integrated oscillator components
  - Lower Power DC/DC Converter implementation
- **System TCO Reduction Circuits**
  - Timers to generate SMI# and Reset upon detection of system hang
  - Timers to detect improper processor reset
  - Supports ability to disable external devices
- **JTAG**
  - Boundary Scan for testing during board manufacturing
- **Serial Peripheral Interface (SPI)**
  - Supports up to two SPI devices
  - Supports 20 MHz, 33 MHz, and 50 MHz SPI devices
  - NEW: Supports Quad IO Fast Read, Quad Output Fast Read, Dual IO Fast Read
  - NEW: Support for TPM over SPI with the addition of SPI\_CS2# chip select pin
  - NEW: Supports Serial Flash Discoverable Parameter (SFDP)
  - Support up to two different erase granularities
- **NEW: Management System Unit**
  - Three Master-only host SMBus controllers
  - Support Server Platform Service ROM (SPSR) to utilizes private regions of the SPI flash
- **Firmware Hub I/F supports BIOS Memory size up to 8 MB**
- **Low Pin Count (LPC) I/F**
  - Supports two Master/DMA devices.
  - Support for Security Device (Trusted Platform Module) connected to LPC
- **Interrupt Controller**
  - Supports up to eight legacy interrupt pins
  - Supports PCI 2.3 Message Signaled Interrupts
  - Two cascaded 8259 with 15 interrupts
  - Integrated I/O APIC capability with 24 interrupts
  - Supports Processor System Bus interrupt delivery
- **1.05 V operation with tolerance up to 3.3 V I/O**
- **1.05 V Core Voltage**
- **Integrated Voltage Regulators for select power rails**
- **GPIO**
  - Open-Drain, Inversion
  - GPIO lock down
  - GPIO Serial Expansion (GSX) bus
- **Package**
  - 25 mm x 25 mm FCBGA

## §



# 1 Introduction

## 1.1 About This Manual

This document is intended for Original Equipment Manufacturers and BIOS vendors creating products based on the Intel® C610 Series Chipset and Intel® X99 Chipset.


**Note:** Throughout this document, Platform Controller Hub (PCH) is used as a general term and refers to the Intel® C610 Series Chipset and Intel® X99 Chipset, unless specifically noted otherwise.

This manual assumes a working knowledge of the vocabulary and principles of PCI Express\*, USB, AHCI, SATA, Intel® High Definition Audio (Intel® HD Audio), SMBus, ACPI and LPC. Although some details of these features are described within this manual, refer to the individual industry specifications listed in [Table 1-1](#) for the complete details.

All PCI buses, devices and functions in this manual are abbreviated using the following nomenclature; Bus:Device:Function. This manual abbreviates buses as *B<sub>n</sub>*, devices as *D<sub>n</sub>* and functions as *F<sub>n</sub>*. For example Device 31 Function 0 is abbreviated as D31:F0, Bus 1 Device 8 Function 0 is abbreviated as B1:D8:F0. Generally, the bus number will not be used, and can be considered to be Bus 0.

**Table 1-1. Industry Specifications (Sheet 1 of 2)**

Specification	Location
PCI Express* Base Specification, Revision 2.0	<a href="http://www.pcisig.com/specifications">http://www.pcisig.com/specifications</a>
Low Pin Count Interface Specification, Revision 1.1 (LPC)	<a href="http://developer.intel.com/design/chipsets/industry/lpc.htm">http://developer.intel.com/design/chipsets/industry/lpc.htm</a>
System Management Bus Specification, Version 2.0 (SMBus)	<a href="http://www.smbus.org/specs/">http://www.smbus.org/specs/</a>
PCI Local Bus Specification, Revision 2.3 (PCI)	<a href="http://www.pcisig.com/specifications">http://www.pcisig.com/specifications</a>
PCI Power Management Specification, Revision 1.2	<a href="http://www.pcisig.com/specifications">http://www.pcisig.com/specifications</a>
Universal Serial Bus Specification (USB), Revision 2.0	<a href="http://www.usb.org/developers/docs">http://www.usb.org/developers/docs</a>
Advanced Configuration and Power Interface, Version 4.0a (ACPI)	<a href="http://www.acpi.info/spec.htm">http://www.acpi.info/spec.htm</a>
Enhanced Host Controller Interface Specification for Universal Serial Bus, Revision 1.0 (EHCI)	<a href="http://developer.intel.com/technology/usb/ehcispec.htm">http://developer.intel.com/technology/usb/ehcispec.htm</a>
eXtensible Host Controller Interface for Universal Serial Bus (xHCI), Revision 1.0	<a href="http://www.intel.com/technology/usb/xhcispec.htm">http://www.intel.com/technology/usb/xhcispec.htm</a>
Serial ATA Specification, Revision 3.0	<a href="http://www.serialata.org/">http://www.serialata.org/</a>
Serial ATA II: Extensions to Serial ATA 1.0, Revision 1.0	<a href="http://www.serialata.org">http://www.serialata.org</a>
Serial ATA II Cables and Connectors Volume 2 Gold	<a href="http://www.serialata.org">http://www.serialata.org</a>
Alert Standard Format Specification, Version 1.03	<a href="http://www.dmtf.org/standards/asf">http://www.dmtf.org/standards/asf</a>
IEEE 802.3 Fast Ethernet	<a href="http://standards.ieee.org/getieee802/">http://standards.ieee.org/getieee802/</a>
AT Attachment - 6 with Packet Interface (ATA/ATAPI - 6)	<a href="http://T13.org">http://T13.org</a> (T13 1410D)
IA-PC HPET (High Precision Event Timers) Specification, Revision 1,0a	<a href="http://www.intel.com/hardwaredesign/hpetspec_1.pdf">http://www.intel.com/hardwaredesign/hpetspec_1.pdf</a>
TPM Specification 1.02, Level 2 Revision 103	<a href="http://www.trustedcomputinggroup.org/specs/TPM">http://www.trustedcomputinggroup.org/specs/TPM</a>
Intel® Virtualization Technology	<a href="http://www.intel.com/technology/virtualization/index.htm">http://www.intel.com/technology/virtualization/index.htm</a>

**Table 1-1. Industry Specifications (Sheet 2 of 2)**

Specification	Location
SFF-8485 Specification for Serial GPIO (SGPIO) Bus, Revision 0.7	<a href="http://www.intel.com/technology/virtualization/index.htm">http://www.intel.com/technology/virtualization/index.htm</a>
Advanced Host Controller Interface specification for Serial ATA, Revision 1.3	<a href="http://www.intel.com/content/www/us/en/io/serial-ata/serial-ata-ahci-spec-rev1_3.html">http://www.intel.com/content/www/us/en/io/serial-ata/serial-ata-ahci-spec-rev1_3.html</a>
Intel® High Definition Audio Specification, Revision 1.0a	<a href="http://www.intel.com/standards/hdaudio/">http://www.intel.com/standards/hdaudio/</a>
Management Component Transport Protocol (MCTP) 1.0	<a href="http://www.dmtf.org/">http://www.dmtf.org/</a>
<i>Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)</i>	<a href="http://www.jedec.org/sites/default/files/files/JTR001-01-12_Final.pdf">http://www.jedec.org/sites/default/files/files/JTR001-01-12_Final.pdf</a>
<i>Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components, JESD22-C101C</i>	<a href="http://www.syncpower.com/datasheet/JEDEC%20FICDM.pdf">www.syncpower.com/datasheet/JEDEC%20FICDM.pdf</a>

### 1.1.1 Chapter Descriptions

#### Chapter 1, "Introduction"

Chapter 1 introduces the PCH, provides information on the organization of the manual and gives a general overview of the PCH.

#### Chapter 2, "Signal Description"

Chapter 2 provides a block diagram of the PCH and a detailed description of each signal. Signals are arranged according to interface and details are provided as to the drive characteristics (Input/Output, Open Drain, etc.) of all signals.

#### Chapter 3, "PCH Pin States"

Chapter 3 provides a complete list of signals, their associated power well, their logic level in each suspend state, and their logic level before and after reset.

#### Chapter 4, "System Clock Domains"

Chapter 4 provides a list of each clock domain associated with the PCH.

#### Chapter 5, "Functional Description"

Chapter 5 provides a detailed description of the functions in the PCH.

#### Chapter 6, "Ballout Definition"

Chapter 6 provides the ball assignment table and the ball-map for the PCH packages.

#### Chapter 7, "Package Information"

Chapter 7 provides drawings of the physical dimensions and characteristics of the PCH packages.

#### Chapter 8, "Electrical Characteristics"

Chapter 8 provides all AC and DC characteristics including detailed timing diagrams.

#### Chapter 9, "Register and Memory Mapping"

Chapter 9 provides an overview of the registers, fixed I/O ranges, variable I/O ranges and memory ranges decoded by the PCH.

#### Chapter 10, "Chipset Configuration Registers"

Chapter 10 provides a detailed description of registers and base functionality that is related to chipset configuration. It contains the root complex register block, which describes the behavior of the upstream internal link.



#### [Chapter 11, "Gigabit LAN Configuration Registers"](#)

[Chapter 11](#) provides a detailed description of registers that reside in the PCH's integrated LAN controller. The integrated LAN Controller resides at Device 25, Function 0 (D25:F0).

#### [Chapter 12, "LPC Interface Bridge Registers \(D31:F0\)"](#)

[Chapter 12](#) provides a detailed description of registers that reside in the LPC bridge. This bridge resides at Device 31, Function 0 (D31:F0). This function contains registers for many different units within the PCH including DMA, Timers, Interrupts, Processor Interface, GPIO, Power Management, System Management and RTC.

#### [Chapter 13, "SATA Controller Registers \(D31:F2\)"](#)

[Chapter 13](#) provides a detailed description of registers that reside in the SATA controller #1. This controller resides at Device 31, Function 2 (D31:F2).

#### [Chapter 14, "SATA Controller Registers \(D31:F5\)"](#)

[Chapter 14](#) provides a detailed description of registers that reside in the SATA controller #2. This controller resides at Device 31, Function 5 (D31:F5).

#### [Chapter 15, "sSATA Controller Registers \(D17:F4\)"](#)

[Chapter 15](#) provides a detailed description of registers that reside in the sSATA controller. This controller resides at Device 17, Function 4 (D17:F4).

#### [Chapter 16, "EHCI Controller Registers \(D29:F0, D26:F0\)"](#)

[Chapter 16](#) provides a detailed description of registers that reside in the two EHCI host controllers. These controllers reside at Device 29, Function 0 (D29:F0) and Device 26, Function 0 (D26:F0).

#### [Chapter 17, "xHCI Controller Registers \(D20:F0\)"](#)

[Chapter 17](#) provides a detailed description of registers that reside in the xHCI controller. This controller resides at Device 20, Function 0 (D20:F0).

#### [Chapter 18, "Integrated Intel® High Definition Audio Controller Registers \(D27:F0\)"](#)

[Chapter 18](#) provides a detailed description of registers that reside in the Intel® High Definition Audio controller. This controller resides at Device 27, Function 0 (D27:F0).

#### [Chapter 19, "SMBus Controller Registers \(D31:F3\)"](#)

[Chapter 19](#) provides a detailed description of registers that reside in the SMBus controller. This controller resides at Device 31, Function 3 (D31:F3).

#### [Chapter 20, "PCI Express\\* Configuration Registers"](#)

[Chapter 20](#) provides a detailed description of registers that reside in the PCI Express controller. This controller resides at Device 28, Functions 0 to 7 (D28:F0-F7).

#### [Chapter 21, "High Precision Event Timer Registers"](#)

[Chapter 21](#) provides a detailed description of registers that reside in the multimedia timer memory mapped register space.

#### [Chapter 22, "Serial Peripheral Interface \(SPI\)"](#)

[Chapter 22](#) provides a detailed description of registers that reside in the SPI memory mapped register space.

#### [Chapter 23, "Thermal Sensor Registers \(D31:F6\)"](#)

[Chapter 23](#) provides a detailed description of registers that reside in the thermal sensors PCI configuration space. The registers reside at Device 31, Function 6 (D31:F6).

#### [Chapter 24, "Intel® Management Engine Subsystem Registers \(D22:F\[3:0\]\)"](#)

[Chapter 24](#) provides a detailed description of registers that reside in the Intel® Management Engine (Intel® ME) controller. The registers reside at Device 22, Function 0 (D22:F0).



### Chapter 25, “SPSR PCIe Configuration Space Registers (D17:F0)”

Chapter 25 provides a detailed description of registers that reside in the Server Platform Service ROM (SPSR). The registers reside at Device 17, Function 0 (D17:F0).

### Chapter 26, “MS SMBus Controller Registers”

Chapter 26 provides a detailed description of registers that reside in the MS SMBus controller. This controller resides at Device 17, Function 1 to 3 (D17:F1/F2/F3).

## 1.2 Overview

The PCH provides extensive I/O support. Functions and capabilities include:

- *PCI Express\* Base Specification*, Revision 2.0 support for up to eight ports with transfers up to 5 GT/s
- ACPI Power Management Logic Support, Revision 4.0a
- Enhanced DMA controller, interrupt controller, and timer functions
- Integrated Serial ATA host controllers with independent DMA operation on up to total ten ports
- xHCI USB controller provides support for up to 14 USB ports, of which six can be configured as SuperSpeed USB 3.0 ports
- Either two legacy EHCI USB controllers each provides a USB debug port or xHCI USB controller provides a USB debug device
- Flexible IO, A new architecture to allow some high speed IO signals to be configured as PCIe, SATA or USB 3.0
- Integrated 10/100/1000 Megabit Ethernet MAC with System Defense
- *System Management Bus (SMBus) Specification*, Version 2.0 with additional support for I<sup>2</sup>C devices
- Supports Intel® High Definition Audio (Intel® HD Audio)
- Supports Intel® Rapid Storage Technology (Intel® RST)
- Supports Intel® Active Management Technology (Intel® AMT)
- Supports Intel® Virtualization Technology for Directed I/O (Intel® VT-d)
- Supports Intel® Trusted Execution Technology (Intel® TXT)
- Integrated Clock Controller
- Low Pin Count (LPC) interface
- Firmware Hub (FWH) interface support
- Serial Peripheral Interface (SPI) support
- Intel® Anti-Theft Technology (Intel® AT)
- JTAG Boundary Scan support





## 1.2.1 Capability Overview

The following sub-sections provide an overview of the PCH capabilities.

### Direct Media Interface (DMI)

Direct Media Interface (DMI) is the chip-to-chip connection between the processor and PCH. This high-speed interface integrates advanced priority-based servicing allowing for concurrent traffic and true isochronous transfer capabilities. Base functionality is completely software-transparent, permitting current and legacy software to operate normally.

### PCI Express\* Interface

The PCH provides up to eight PCI Express\* Root Ports, supporting the *PCI Express Base Specification*, Revision 2.0. Each Root Port x1 lane supports up to 5 Gb/s bandwidth in each direction (10 Gb/s concurrent). PCI Express Root Ports 1-4 or Ports 5-8 can independently be configured to support multiple port width configurations.

### Serial ATA (SATA) Controller

The PCH has three integrated SATA host controllers that support independent DMA operation on up to total ten ports and supports data transfer rates of up to 6.0 Gb/s on all ports. The SATA controller contains two modes of operation—a legacy mode using I/O space, and an AHCI mode using memory space. Software that uses legacy mode will not have AHCI capabilities.

The PCH supports the Serial ATA Specification, Revision 3.0. The PCH also supports several optional sections of the Serial ATA II: Extensions to Serial ATA 1.0 Specification, Revision 1.0 (AHCI support is required for some elements).

### AHCI

The PCH provides hardware support for Advanced Host Controller Interface (AHCI), a standardized programming interface for SATA host controllers. Platforms supporting AHCI may take advantage of performance features such as no master/slave designation for SATA devices—each device is treated as a master—and hardware-assisted native command queuing. AHCI also provides usability enhancements such as Hot-Plug. AHCI requires appropriate software support (such as, an AHCI driver) and for some features, hardware support in the SATA device or additional platform hardware.

### Intel® Rapid Storage Technology (Intel® RST)

The PCH provides support for Intel® Rapid Storage Technology, providing both AHCI (see above for details on AHCI) and integrated RAID functionality. The RAID capability provides high-performance RAID 0, 1, 5, and 10 functionality on up to total ten SATA ports of the PCH. Matrix RAID support is provided to allow multiple RAID levels to be combined on a single set of hard drives, such as RAID 0 and RAID 1 on two disks. Other RAID features include hot spare support, SMART alerting, and RAID 0 auto replace. Software components include an Option ROM for pre-boot configuration and boot functionality, a Microsoft Windows\* compatible driver, and a user interface for configuration and management of the RAID capability of PCH.

### Intel® Smart Response Technology

Intel® Smart Response Technology is a disk caching solution that can provide improved computer system performance with improved power savings. It allows configuration of a computer system with the advantage of having HDDs for maximum storage capacity with system performance at or near SSD performance levels.



## Low Pin Count (LPC) Interface

The PCH implements an LPC Interface as described in the *LPC 1.1 Specification*. The Low Pin Count (LPC) bridge function of the PCH is mapped as PCI D31:F0 and supports a memory size up to 8 MB, two master/DMA devices, interrupt controllers, timers, power management, system management, Super IO, and RTC.

## Serial Peripheral Interface (SPI)

In addition to the standard Dual Output Fast Read mode, the SPI interface in the PCH supports new Dual IO Fast Read, Quad IO Fast Read and Quad Output Fast Read. To enable the new Quad IO operation modes, all data transfer signals in the interface are bi-directional and two new signals (SPI\_IO2 and SPI\_IO3) have been added to the basic four-wire interface: Clock, Master Out Slave In (MOSI), Master In Slave Out (MISO) and active-low chip selects (CS#). The PCH supports three chip selects: SPI\_CS0# and SPI\_CS1# are used to access two separate SPI Flash components in Descriptor Mode (only SPI\_CS0# supported in non-Descriptor Mode).

SPI\_CS2# is dedicated only to support TPM on SPI (TPM can be configured through PCH soft straps to operate over LPC or SPI, but no more than one TPM is allowed in the system). SPI TPM 50MHz operation is not supported. SPI\_CS2# may not be used for any purpose other than TPM.

The SPI Flash Controller supports running instructions at 20 MHz, 33 MHz and 50 MHz (except SPI\_CS2# for TPM) and can be used by the PCH for BIOS code, to provide chipset configuration settings, internal microprocessor code, integrated Gigabit Ethernet MAC/PHY configuration and Intel® Active Management Technology settings. The SPI Flash Controller supports the Serial Flash Discoverable Parameter (SFDP) JEDEC standard, which provides a consistent way of describing the functional and feature capabilities of serial flash devices in a standard set of internal parameter tables. The SPI Flash Controller queries these parameter tables to discover the attributes to enable divergent features from multiple SPI part vendors, such as Quad IO Fast Read capabilities or device storage capacity, among others.

## Compatibility Modules (DMA Controller, Timer/Counters, Interrupt Controller)

The DMA controller incorporates the logic of two 8237 DMA controllers, with seven independently programmable channels. Channels 0–3 are hardwired to 8-bit, count-by-byte transfers, and channels 5–7 are hardwired to 16-bit, count-by-word transfers. Any two of the seven DMA channels can be programmed to support fast Type-F transfers. Channel 4 is reserved as a generic bus master request.

The PCH supports LPC DMA, which is similar to ISA DMA, through the PCH's DMA controller. LPC DMA is handled through the use of the LDRQ# lines from peripherals and special encoding on LAD[3:0] from the host. Single, Demand, Verify, and Increment modes are supported on the LPC interface.

The timer/counter block contains three counters that are equivalent in function to those found in one 8254 programmable interval timer. These three counters are combined to provide the system timer function, and speaker tone. The 14.318 MHz oscillator input provides the clock source for these three counters.

The PCH provides an ISA-compatible Programmable Interrupt Controller (PIC) that incorporates the functionality of two 8259 interrupt controllers. The two interrupt controllers are cascaded so that fourteen external and two internal interrupts are possible. In addition, the PCH supports a serial interrupt scheme.

All of the registers in these modules can be read and restored. This is required to save and restore system state after power has been removed and restored to the platform.



## Advanced Programmable Interrupt Controller (APIC)

In addition to the standard ISA-compatible Programmable Interrupt controller (PIC) described in the previous section, the PCH incorporates the Advanced Programmable Interrupt Controller (APIC).

## Universal Serial Bus (USB) Controllers

The PCH contains one eXtensible Host Controller Interface (xHCI) controller and two Enhanced Host Controller Interface (EHCI) controllers. The xHCI controller is mapped as PCI D20:F0 and it supports up to fourteen USB 2.0 ports of which six can be configured as SuperSpeed (USB 3.0) ports.

EHCI controller 1 (EHCI1) is located at D29:F0 and it supports up to eight USB 2.0 ports. EHCI controller 2 (EHCI2) is located at D26:F0 and it supports up to six USB 2.0 ports. USB2.0 Port 1 and Port 9 in EHCI controller can be used for a Debug Port. Each one of the USB3.0 port in xHCI controller can be used for a Debug Device.

USB 2.0 differential pairs are numbered starting with "0". USB 3.0 differential pairs are numbered starting with "1".

## Flexible IO

The PCH implements Flexible IO, an architecture to allow some high speed signals to be configured as SATA, USB 3.0 or PCIe signals. Through soft straps, the functionality on these multiplexed signals are selected to meet the IO needs on the platform. See [Chapter 5](#) for details on Flexible IO.

## Gigabit Ethernet Controller

The Gigabit Ethernet Controller provides a system interface using a PCI function. The controller provides a full memory-mapped or IO mapped interface along with a 64 bit address master support for systems using more than 4 GB of physical memory and DMA (Direct Memory Addressing) mechanisms for high performance data transfers. Its bus master capabilities enable the component to process high-level commands and perform multiple operations; this lowers processor utilization by off-loading communication tasks from the processor. Two large configurable transmit and receive FIFOs (up to 20 KB each) help prevent data underruns and overruns while waiting for bus accesses. This enables the integrated LAN controller to transmit data with minimum interframe spacing (IFS).

The LAN controller can operate at multiple speeds (10/100/1000 MB/s) and in either full duplex or half duplex mode. In full duplex mode the LAN controller adheres with the *IEEE 802.3x Flow Control* Specification. Half duplex performance is enhanced by a proprietary collision reduction mechanism. See [Section 5.4](#) for details.

## RTC

The PCH contains a Motorola MC146818B-compatible real-time clock with 256 bytes of battery-backed RAM. The real-time clock performs two key functions—keeping track of the time of day and storing system data, even when the system is powered down. The RTC operates on a 32.768 KHz crystal and a 3 V battery.

The RTC also supports two lockable memory ranges. By setting bits in the configuration space, two 8-byte ranges can be locked to read and write accesses. This prevents unauthorized reading of passwords or other system security information.

The RTC also supports a date alarm that allows for scheduling a wake up event up to 30 days in advance, rather than just 24 hours in advance.



## **GPIO**

Various general purpose inputs and outputs are provided for custom system design. The number of inputs and outputs varies depending on PCH configuration.

## **Enhanced Power Management**

The PCH's power management functions fully support the *Advanced Configuration and Power Interface (ACPI) Specification*, Revision 4.0a, and include enhanced clock control and various low-power (suspend) states (such as Suspend-to-RAM and Suspend-to-Disk). A hardware-based thermal management circuit permits software-independent entrance to low-power states.

## **Intel® Active Management Technology (Intel® AMT)**

Intel® AMT is a fundamental component of Intel® vPro™ technology. Intel AMT is a set of advanced manageability features developed as a direct result of IT customer feedback gained through Intel market research. With the advent of powerful tools like the Intel® System Defense Utility, the extensive feature set of Intel AMT easily integrates into any network environment.

## **Manageability**

In addition to Intel® AMT, the PCH integrates several functions designed to manage the system and lower the total cost of ownership (TCO) of the system. These system management functions are designed to report errors, diagnose the system, and recover from system lockups without the aid of an external microcontroller.

- **TCO Timer.** The PCH's integrated programmable TCO timer is used to detect system locks. The first expiration of the timer generates an SMI# that the system can use to recover from a software lock. The second expiration of the timer causes a system reset to recover from a hardware lock.
- **Processor Present Indicator.** The PCH looks for the processor to fetch the first instruction after reset. If the processor does not fetch the first instruction, the PCH will reboot the system.
- **ECC Error Reporting.** When detecting an ECC error, the host controller has the ability to send one of several messages to the PCH. The host controller can instruct the PCH to generate either an SMI#, NMI, SERR#, or TCO interrupt.
- **Function Disable.** The PCH provides the ability to disable the following integrated functions: LAN, USB, LPC, Intel® HD Audio, SATA, PCI Express or SMBus. Once disabled, these functions no longer decode I/O, memory, or PCI configuration space. Also, no interrupts or power management events are generated from the disabled functions.
- **Intruder Detect.** The PCH provides an input signal (INTRUDER#) that can be used to inform the system in the event of the case being opened. The PCH can be programmed to generate an SMI# or TCO interrupt due to an active INTRUDER# signal.

## **System Management Bus (SMBus 2.0)**

The PCH contains an SMBus Host interface that allows the processor to communicate with SMBus slaves. This interface is compatible with most I<sup>2</sup>C devices. Special I<sup>2</sup>C commands are implemented.

The PCH's SMBus host controller provides a mechanism for the processor to initiate communications with SMBus peripherals (slaves). Also, the PCH supports slave functionality, including the Host Notify protocol. Hence, the host controller supports



eight command protocols of the SMBus interface (see *System Management Bus (SMBus) Specification*, version 2.0): Quick Command, Send Byte, Receive Byte, Write Byte/Word, Read Byte/Word, Process Call, Block Read/Write, and Host Notify.

The PCH's SMBus also implements hardware-based Packet Error Checking for data robustness and the Address Resolution Protocol (ARP) to dynamically provide address to all SMBus devices.

### **Intel® High Definition Audio Controller**

The *Intel® High Definition Audio controller* is a PCI Express device, configured as D27:F0. The PCH Intel® HD Audio controller defines a digital interface that can be used to attach different types of codes, such as audio and modem codecs, and it supports up to four codecs. The link can operate at either 3.3 V or 1.5 V.

With the support of multi-channel audio stream, 32-bit sample depth, and sample rate up to 192 kHz, the Intel® HD Audio controller provides audio quality that can deliver CE levels of audio experience. On the input side, the PCH adds support for an array of microphones.

### **Intel® Virtualization Technology for Directed I/O (Intel® VT-d)**

The PCH provides hardware support for implementation of Intel® Virtualization Technology with Directed I/O (Intel® VT-d). Intel® VT-d Technology consists of technology components that support the virtualization of platforms based on Intel® Architecture processors. Intel® VT-d Technology enables multiple operating systems and applications to run in independent partitions. A partition behaves like a virtual machine (VM) and provides isolation and protection across partitions. Each partition is allocated its own subset of host physical memory.

### **JTAG Boundary-Scan**

The PCH implements the industry standard JTAG interface and enables Boundary-Scan. Boundary-Scan can be used to ensure device connectivity during the board manufacturing process. The JTAG interface allows system manufacturers to improve efficiency by using industry available tools to test the PCH on an assembled board. Since JTAG is a serial interface, it eliminates the need to create probe points for every pin in an XOR chain. This eases pin breakout and trace routing and simplifies the interface between the system and a bed-of-nails tester.

**Note:** The TRST# JTAG signal is an optional signal in the IEEE\* 1149 JTAG Specification and is not implemented in the PCH.

### **Integrated Clock Controller**

The PCH contains an Integrated Clock Controller (ICC) that generates various platform clocks from a 25 MHz crystal source. The ICC contains PLLs, Modulators and Dividers for generating various clocks suited to the platform needs. The ICC supplies up to eleven 100 MHz PCI Express 3.0 Specification compliant clocks for PCIe\* device, two 100 MHz PCI Express 3.0 Specification compliant clock for BCLK/DMI, one 100 MHz PCI Express 3.0 Specification compliant clock for ITP, five 33 MHz PCI 2.3 Local Bus Specification compliant single-ended clocks for LPC/TPM devices and four Flex Clocks that can be configured to frequencies that include 14.318 MHz, 33 MHz and 24/48 MHz for use with SIO, TPM, EC, LPC and any other legacy functions.



### Serial Over LAN(SOL) Function

This function supports redirection of keyboard and text screens to a terminal window on a remote console. The keyboard and text redirection enables the control of the client machine through the network without the need to be physically near that machine. Text and keyboard redirection allows the remote machine to control and configure a client system. The SOL function emulates a standard PCI device and redirects the data from the serial port to the management console using the integrated LAN.

### Management System Unit (MS Unit)

The MS Unit consists primarily of an SPSR function which is used by BIOS/SPS FW to support platform management features, and up to three SMBuses, and five Intel® ME GPIOs. The SPSR contains BIOS code that will setup and enable many of the platform management features. Host software and/or Server Platform Services FW (SPS 3.0) will have the ability to use a number of the MS Unit SMBus controllers. The SMBuses default to Intel® ME ownership and are not visible to the host/OS unless the Intel® ME relinquishes them.

## 1.3 PCH SKU Definition

The PCH has only one Intel® C612 Chipset SKU for sever and workstation platform, one Intel® X99 Chipset SKU for High-End Desktop (HEDT), and a Super SKU.

Table 1-2. SKU differentiation

PCH Feature	Super SKU	Intel® C612 Chipset (Server/Workstation)	Intel® X99 Chipset (HEDT)
AMT/VPro (ME9)	Yes	Yes	No
Intel® SPS 3.0	Yes	Yes	No
Intel® ME9.x 1.5MB	Yes	No	Yes
SATA Driver Support	RSTe/RST	RSTe	RST
Device ID	8D40h	8D44h	8D47h

### 1.3.1 High-End Desktop (HEDT) Platforms

- Intel® X99 Chipset supports HEDT platforms.
- Intel® X99 Chipset supports ONLY integrated clocking; no discrete or hybrid clocking support. In addition to integrated clocking, HEDT platforms support over-clocking for BCLK.
- Intel® Management Engine Firmware 9.1 1.5MB only is supported on the Intel® X99 Chipset
- Intel® X99 Chipset has 2 SATA controllers - AHCI1 (6 ports) and AHCI2 (4 ports).
- Only RST13.1 is supported on the Intel® X99 Chipset.
- On the Intel® X99 Chipset, one can RAID only on the first AHCI controller (6 ports). It is NOT supported to RAID across the second AHCI controller (sSATA 4 ports).



## 1.4 Device and Revision ID Table

The Revision ID (RID) register is an 8-bit register located at offset 08h in the PCI header of every PCI/PCIe function. The assigned value is based on the product's stepping.

**Table 1-3. Intel® C610 Series Chipset and Intel® X99 Chipset Device and Revision ID Table (Sheet 1 of 2)**

Device Function	Description	Dev ID	B1 SRID	Comments
D31:F2	SATA <sup>1,2</sup>	8D00h	05h	Non-AHCI and Non-RAID mode
		8D02h	05h	AHCI mode (ports 0-5)
		2822h	05h	Intel RST RAID 0/1/5/10 [AIE (D31:F2 Offset 9Ch bit 7) = 0 and AIES (D31:F2 Offset 9Ch bit 6) = 0].
		8D06h	05h	Third Party RAID 0/1/5/10 [AIE (D31:F2 Offset 9Ch bit 7) = 1].
		2826h	05h	Intel RSTe RAID 0/1/5/10 [AIE (D31:F2 Offset 9Ch bit 7) = 0 and AIES (D31:F2 Offset 9Ch bit 6) = 1].
D31:F5	SATA <sup>1,3</sup>	8D08h	05h	Non AHCI and Non RAID (ports 4 and 5)
D17:F4	sSATA <sup>1,2</sup>	8D60h	05h	Non-AHCI and Non-RAID mode
		8D62h	05h	AHCI mode
		8D66h	05h	Third Party RAID 0/1/5/10 [AIE (D17:F4 Offset 9Ch bit 7) = 1].
		2827h	05h	Intel RSTe RAID 0/1/5/10 [AIE (D17:F4 Offset 9Ch bit 7) = 0 and AIES (D17:F4 Offset 9Ch bit 6) = 1].
D28:F0	PCI Express* Port 1 <sup>4</sup>	8D10h or 8D11h	D5h	When D28:F0:ECh:bit 1 = 0
		244Eh	D5h	When D28:F0:ECh:bit 1 = 1
D28:F1	PCI Express* Port 2 <sup>4</sup>	8D12h or 8D13h	D5h	When D28:F1:ECh:bit 1 = 0
		244Eh	D5h	When D28:F1:ECh:bit 1 = 1
D28:F2	PCI Express* Port 3 <sup>4</sup>	8D14h or 8D15h	D5h	When D28:F2:ECh:bit 1 = 0
		244Eh	D5h	When D28:F2:ECh:bit 1 = 1
D28:F3	PCI Express* Port 4 <sup>4</sup>	8D16h or 8D17	D5h	When D28:F3:ECh:bit 1 = 0
		244Eh	D5h	When D28:F3:ECh:bit 1 = 1
D28:F4	PCI Express* Port 5 <sup>4</sup>	8D18h or 8D19h	D5h	When D28:F4:ECh:bit 1 = 0
		244Eh	D5h	When D28:F4:ECh:bit 1 = 1
D28:F5	PCI Express* Port 6 <sup>4</sup>	8D1Ah or 8D1B	D5h	When D28:F5:ECh:bit 1 = 0
		244Eh	D5h	When D28:F5:ECh:bit 1 = 1
D28:F6	PCI Express* Port 7 <sup>4</sup>	8D1Ch or 8D1Dh	D5h	When D28:F6:ECh:bit 1 = 0
		244Eh	D5h	When D28:F6:ECh:bit 1 = 1
D28:F7	PCI Express* Port 8 <sup>4</sup>	8D1Eh or 8D1Fh	D5h	When D28:F7:ECh:bit 1 = 0
		244Eh	D5h	When D28:F7:ECh:bit 1 = 1
D27:F0	Intel® High Definition Audio	8D20h or 8D21h	05h	HD Audio
D31:F3	SMBus	8D22h	05h	SMBus
D31:F6	Thermal	8D24h	05h	Thermal





**Table 1-3. Intel® C610 Series Chipset and Intel® X99 Chipset Device and Revision ID Table (Sheet 2 of 2)**

Device Function	Description	Dev ID	B1 SRID	Comments
D29:F0 or D29:F7	USB EHCI #1	8D26h	05h	EHCI controller#1
D26:F0 or D26:F7	USB EHCI #2	8D2Dh	05h	EHCI controller#2
D20:F0	USB xHCI	8D31h	05h	xHCI controller
D25:F0	LAN	8D33h	05h	LAN
D22:F0	Intel ME Interface #1	8D3Ah	05h	HECI#1
D22:F1	Intel ME Interface #2	8D3Bh	05h	HECI#2
D22:F2	IDE-R	8D3Ch	05h	IDE-R
D22:F3	KT	8D3Dh	05h	KT
D31:F0	LPC	8D44h 8D47h	05h	Intel® X99 Chipset (HEDT)
D17:F0	SPSR	8D7Ch	05h	MS Unit
D17:F1	MS SMBus0	8D7Dh	05h	MS Unit
D17:F2	MS SMBus1	8D7Eh	05h	MS Unit
D17:F3	MS SMBus2	8D7Fh	05h	MS Unit

**Notes:**

1. PCH contains three SATA controllers. The SATA Device ID is dependent upon which SATA mode is selected by BIOS and what RAID capabilities exist in the PCH.
2. The SATA RAID Controller Device ID is dependent upon the AIE bit setting (bit 7 of D31:F2:Offset 9Ch and bit 7 of D17:F4:Offset 9Ch).
3. SATA Controller 2 (D31:F5) is only visible when D31:F2 CC.SCC =01h.
4. This table shows the default PCI Express Function Number-to-Root Port mapping. Function numbers for a given root port are assignable through the "Root Port Function Number and Hide for PCI Express Root Ports" register (RCBA+0404h)


## 1.5 Electrostatic Discharge (ESD) Testing

Intel does Electrostatic Discharge (ESD) testing to measure a device’s sensitivity to electrostatic damage during handling.

Human handling is simulated using the Human Body Model (HBM). This type of event occurs when a person transfers a charge from their body into a device. Intel uses JEDEC Standard JS-001-2011 Class 1C in determining the appropriate HBM test conditions for PCH.

Mechanical handling is simulated using the Charged Device Model (CDM). This type of event occurs when a device accumulates charge during automated handling and is discharged to a low resistance, low inductance ground plane. Intel uses JEDEC Standard JESD22-C101 Class C2 to establish the appropriate non-socketed CDM test conditions for the PCH.





## 2 Signal Description

---

This chapter provides a detailed description of each signal. The signals are arranged in functional groups according to their associated interface.

The “#” symbol at the end of the signal name indicates that the active, or asserted state occurs when the signal is at a low voltage level. When “#” is not present, the signal is asserted when voltage level is high.


The following notations are used to describe the signal type:


<b>I</b>	Input Pin.
<b>O</b>	Output Pin.
<b>OD O</b>	Open Drain Output Pin.
<b>I/OD</b>	Bi-directional Input/Open Drain Output Pin.
<b>I/O</b>	Bi-directional Input/Output Pin.
<b>CMOS</b>	CMOS buffers. 1.5 V tolerant.
<b>COD</b>	CMOS Open Drain buffers. 3.3 V tolerant.
<b>HVCMOS</b>	High Voltage CMOS buffers. 3.3 V tolerant.
<b>A</b>	Analog reference or output.

The “Type” for each signal is indicative of the functional operating mode of the signal. Unless otherwise noted in [Section 3.2](#) or [Section 3.2](#), a signal is considered to be in the functional operating mode after RTCRST# de-asserts for signals in the RTC well, after RSMRST# de-asserts for signals in the suspend well, after PCH\_PWROK asserts for signals in the core well, after DPWROK asserts for Signals in the DeepSx well, after APWROK asserts for Signals in the Active Sleep well.

**Note:** Core well includes 1.05 V, 1.5 V and 3.3 V rails powering PCH logic and these rails may be shut off in S3, S4, S5, and G3 states.

Figure 2-1. PCH Interface Signals Block Diagram





## 2.1 Flexible I/O

The PCH implements Flexible I/O, a technology to allow some high speed signals to be configured as PCIe, USB 3.0, or SATA signals. There are a total of 22 High-Speed IO Ports in the PCH and, through soft straps, four of these ports can have their functionality selected to meet the IO needs of the platform. [Table 2-1](#) illustrates high speed IO ports mapping to PCIe, USB 3.0 and SATA signals.

**Table 2-1. IO Flexibility Signal Mapping (Sheet 1 of 2)**

High Speed IO Ports	GbE Map	PCIe* Signals	USB 3.0 Signals	SATA Signals
1			USB3Tp/n1 USB3Rp/n1	
2			USB3Tp/n2 USB3Rp/n2	
3			USB3Tp/n5 USB3Rp/n5	
4			USB3Tp/n6 USB3Rp/n6	
5	5	PETp/n1 PERp/n1	USB3Tp/n3 USB3Rp/n3	
6	6	PETp/n2 PERp/n2	USB3Tp/n4 USB3Rp/n4	
7	7	PETp/n3 PERp/n3		
8	8	PETp/n4 PERp/n4		
9	9	PETp/n5 PERp/n5		
10	10	PETp/n6 PERp/n6		
11	11	PETp/n7 PERp/n7		
12	12	PETp/n8 PERp/n8		
13		PETp/n1 PERp/n1		SATA_TXP/N4 SATA_RXP/N4
14		PETp/n2 PERp/n2		SATA_TXP/N5 SATA_RXP/N5
15				SATA_TXP/N0 SATA_RXP/N0
16				SATA_TXP/N1 SATA_RXP/N1
17				SATA_TXP/N2 SATA_RXP/N2
18				SATA_TXP/N3 SATA_RXP/N3
19				sSATA_TXP/N0 sSATA_RXP/N0



**Table 2-1. IO Flexibility Signal Mapping (Sheet 2 of 2)**

High Speed IO Ports	GbE Map	PCIe* Signals	USB 3.0 Signals	SATA Signals
20				sSATA_TXP/N1 sSATA_RXP/N1
21				sSATA_TXP/N2 sSATA_RXP/N2
22				sSATA_TXP/N3 sSATA_RXP/N3

**Notes:**

1. High speed IO ports 5 and 6 can be configured as either PCIe port 1 and 2 or USB 3.0 port 3 and 4
2. High speed IO ports 13 and 14 can be configured as either PCIe port 1 and 2 or SATA port 4 and 5
3. Maximum of eight PCIe ports, six USB 3.0 Ports or ten SATA ports possible
4. Refer to [Section 5.1](#) for more details

## 2.2 USB Interface

The USB2.0 signals in the PCH integrate pull-down resistors and provide an output driver impedance of 45Ω, which requires no external series resistor. No external pull-up/pull-down resistors should be added to the USB 2.0 signals. USB ports not needed can be left floating as No Connected.

The voltage divider formed by the device pull-up and the host pull-down will guarantee the data wire park at a safe voltage level, which is below the VBUS value. This guarantees that the host/hub will not see 5V at the wire when inter-operating with devices that have VBUS at 5V.

**Note:** All USB 2.0 register addresses throughout the EDS correspond to the external pin names. Refer to Table 2-2 to know exactly how the USB pins are mapped to the different internal ports within the xHCI and EHCI controllers.

**Table 2-2. USB Interface Signals (Sheet 1 of 4)**

Name	xHCI Port	EHCI Port	Type	Description
<b>USB2p0</b> <b>USB2n0</b>	0	0	I/O	<b>USB 2.0 Port 0 Transmit/Receive Differential Pair 0:</b> This USB 2.0 signal pair can be routed to xHCI or EHCI Controller 1 through software and should map to a USB connector with one of the overcurrent OC Pins 0-3.
<b>USB2p1</b> <b>USB2n1</b>	1	1	I/O	<b>USB 2.0 Port 1 Transmit/Receive Differential Pair 1:</b> This USB 2.0 signal pair can be routed to xHCI or EHCI Controller 1 through software and should map to a USB connector with one of the overcurrent OC Pins 0-3.
<b>USB2p2</b> <b>USB2n2</b>	2	2	I/O	<b>USB 2.0 Port 2 Transmit/Receive Differential Pair 2:</b> This USB 2.0 signal pair can be routed to xHCI or EHCI Controller 1 through software and should map to a USB connector with one of the overcurrent OC Pins 0-3.
<b>USB2p3</b> <b>USB2n3</b>	3	3	I/O	<b>USB 2.0 Port 3 Transmit/Receive Differential Pair 3:</b> This USB 2.0 signal pair can be routed to xHCI or EHCI Controller 1 through software and should map to a USB connector with one of the overcurrent OC Pins 0-3.
<b>USB2p4</b> <b>USB2n4</b>	8	4	I/O	<b>USB 2.0 Port 4 Transmit/Receive Differential Pair 4:</b> This USB 2.0 signal pair can be routed to xHCI or EHCI Controller 1 through software and should map to a USB connector with one of the overcurrent OC Pins 0-3.



Table 2-2. USB Interface Signals (Sheet 2 of 4)

Name	xHCI Port	EHCI Port	Type	Description
<b>USB2p5 USB2n5</b>	9	5	I/O	<b>USB 2.0 Port 5 Transmit/Receive Differential Pair 5:</b> This USB 2.0 signal pair can be routed to xHCI or EHCI Controller 1 through software and should map to a USB connector with one of the overcurrent OC Pins 0-3.
<b>USB2p6 USB2n6</b>	12	6	I/O	<b>USB 2.0 Port 6 Transmit/Receive Differential Pair 6:</b> This USB 2.0 signal pair can be mapped to xHCI or EHCI Controller 1 through software and should map to a USB connector with one of the overcurrent OC Pins 0-3.
<b>USB2p7 USB2n7</b>	13	7	I/O	<b>USB 2.0 Port 7 Transmit/Receive Differential Pair 7:</b> This USB 2.0 signal pair can be mapped to xHCI or EHCI Controller 1 through software and should map to a USB connector with one of the overcurrent OC Pins 0-3.
<b>USB2p8 USB2n8</b>	4	8	I/O	<b>USB 2.0 Port 8 Transmit/Receive Differential Pair 8:</b> This USB 2.0 signal pair can be mapped to xHCI or EHCI Controller 2 through software and should map to a USB connector with one of the overcurrent OC Pins 4-7.
<b>USB2p9 USB2n9</b>	5	9	I/O	<b>USB 2.0 Port 9 Transmit/Receive Differential Pair 9:</b> This USB 2.0 signal pair can be mapped to xHCI or EHCI Controller 2 through software and should map to a USB connector with one of the overcurrent OC Pins 4-7.
<b>USB2p10 USB2n10</b>	6	10	I/O	<b>USB 2.0 Port 10 Transmit/Receive Differential Pair 10:</b> This USB 2.0 signal pair can be mapped to xHCI or EHCI Controller 2 through software and should map to a USB connector with one of the overcurrent OC Pins 4-7.
<b>USB2p11 USB2n11</b>	7	11	I/O	<b>USB 2.0 Port 11 Transmit/Receive Differential Pair 11:</b> This USB 2.0 signal pair can be mapped to xHCI or EHCI Controller 2 through software and should map to a USB connector with one of the overcurrent OC Pins 4-7.
<b>USB2p12 USB2n12</b>	10	12	I/O	<b>USB 2.0 Port 12 Transmit/Receive Differential Pair 12:</b> This USB 2.0 signal pair can be mapped to xHCI or EHCI Controller 2 through software and should map to a USB connector with one of the overcurrent OC Pins 4-7.
<b>USB2p13 USB2n13</b>	11	13	I/O	<b>USB 2.0 Port 13 Transmit/Receive Differential Pair 13:</b> This USB 2.0 signal pair can be mapped to xHCI or EHCI Controller 2 through software and should map to a USB connector with one of the overcurrent OC Pins 4-7.
<b>USB3Tp1 USB3Tn1</b>	1	-	O	<b>USB 3.0 Differential Transmit Pair 1:</b> These are USB 3.0-based outbound high-speed differential signals, mapped to High Speed IO (HSIO) Port #1 and the xHCI Controller. It should map to a USB connector with one of the OC (overcurrent) pins 0 - 7.
<b>USB3Rp1 USB3Rn1</b>	1	-	I	<b>USB 3.0 Differential Receive Pair 1:</b> These are USB 3.0-based inbound high-speed differential signals, mapped to High Speed IO (HSIO) Port #1 and the xHCI Controller. It should map to a USB connector with one of the OC (overcurrent) pins 0 - 7.
<b>USB3Tp2 USB3Tn2</b>	2	-	O	<b>USB 3.0 Differential Transmit Pair 2:</b> These are USB 3.0-based outbound high-speed differential signals, mapped to High Speed IO (HSIO) Port #2 and the xHCI Controller. It should map to a USB connector with one of the OC (overcurrent) pins 0 - 7.
<b>USB3Rp2 USB3Rn2</b>	2	-	I	<b>USB 3.0 Differential Receive Pair 2:</b> These are USB 3.0-based inbound high-speed differential signals, mapped to High Speed IO (HSIO) Port #2 and the xHCI Controller. It should map to a USB connector with one of the OC (overcurrent) pins 0 - 7.



Table 2-2. USB Interface Signals (Sheet 3 of 4)

Name	xHCI Port	EHCI Port	Type	Description
<b>USB3Tp3</b> <b>USB3Tn3</b>	3	-	O	<b>USB 3.0 Differential Transmit Pair 3:</b> These are USB 3.0-based outbound high-speed differential signals, mapped to High Speed IO (HSIO) Port #5 and the xHCI Controller. It should map to a USB connector with one of the OC (overcurrent) pins 0 - 7. <b>Note:</b> Use FITC to set the soft straps that select this port as USB 3.0 Port 3. Default configuration is PCIe Port 1.
<b>USB3Rp3</b> <b>USB3Rn3</b>	3	-	I	<b>USB 3.0 Differential Receive Pair 3:</b> These are USB 3.0-based inbound high-speed differential signals, mapped to High Speed IO (HSIO) Port #5 and the xHCI Controller. It should map to a USB connector with one of the OC (overcurrent) pins 0 - 7. <b>Note:</b> Use FITC to set the soft straps that select this port as USB 3.0 Port 3. Default configuration is PCIe Port 1.
<b>USB3Tp4</b> <b>USB3Tn4</b>	4	-	O	<b>USB 3.0 Differential Transmit Pair 4:</b> These are USB 3.0-based outbound high-speed differential signals, mapped to High Speed IO (HSIO) Port #6 and the xHCI Controller. It should map to a USB connector with one of the OC (overcurrent) pins 0 - 7. <b>Note:</b> Use FITC to set the soft straps that select this port as USB 3.0 Port 4. Default configuration is PCIe Port 2.
<b>USB3Rp4</b> <b>USB3Rn4</b>	4	-	I	<b>USB 3.0 Differential Receive Pair 4:</b> These are USB 3.0-based inbound high-speed differential signals, mapped to High Speed IO (HSIO) Port #6 and the xHCI Controller. It should map to a USB connector with one of the OC (overcurrent) pins 0 - 7. <b>Note:</b> Use FITC to set the soft straps that select this port as USB 3.0 Port 4. Default configuration is PCIe Port 2.
<b>USB3Tp5</b> <b>USB3Tn5</b>	5	-	O	<b>USB 3.0 Differential Transmit Pair 5:</b> These are USB 3.0-based outbound high-speed differential signals, mapped to High Speed IO (HSIO) Port #3 and the xHCI Controller. It should map to a USB connector with one of the OC (overcurrent) pins 0 - 7.
<b>USB3Rp5</b> <b>USB3Rn5</b>	5	-	I	<b>USB 3.0 Differential Receive Pair 5:</b> These are USB 3.0-based inbound high-speed differential signals, mapped to High Speed IO (HSIO) Port #3 and the xHCI Controller. It should map to a USB connector with one of the OC (overcurrent) pins 0 - 7.
<b>USB3Tp6</b> <b>USB3Tn6</b>	6	-	O	<b>USB 3.0 Differential Transmit Pair 6:</b> These are USB 3.0-based outbound high-speed differential signals, mapped to High Speed IO (HSIO) Port #4 and the xHCI Controller. It should map to a USB connector with one of the OC (overcurrent) pins 0 - 7.
<b>USB3Rp6</b> <b>USB3Rn6</b>	6	-	I	<b>USB 3.0 Differential Receive Pair 6:</b> These are USB 3.0-based inbound high-speed differential signals, mapped to High Speed IO (HSIO) Port #4 and the xHCI Controller. It should map to a USB connector with one of the OC (overcurrent) pins 0 - 7.





Table 2-2. USB Interface Signals (Sheet 4 of 4)

Name	xHCI Port	EHCI Port	Type	Description
<b>OC0#</b> /GPIO59 <b>OC1#</b> /GPIO40 <b>OC2#</b> /GPIO41 <b>OC3#</b> /GPIO42 <b>OC4#</b> /GPIO43 <b>OC5#</b> /GPIO9 <b>OC6#</b> /GPIO10 <b>OC7#</b> /GPIO14	-	-	I	<p><b>Overcurrent Indicators:</b> These signals set corresponding bits in the USB controllers to indicate that an overcurrent condition has occurred. OC[7:0]# is the default (Native) function for these pins but they may be configured as GPIOs instead.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>OC pins are 3.3 V tolerant.</li> <li>Sharing of OC pins is required to cover all 14 USB connectors but no more than 1 OC line may be connected to a USB connector.</li> <li>OC[3:0]# should be connected with USB 2.0 ports 0 - 7 and any four of USB 3.0 ports 1 - 6.</li> <li>OC[7:4]# should be connected with USB 2.0 ports 8 - 13 and any four of USB 3.0 ports 1 - 6.</li> </ol>
<b>USBRBIAS</b>	-	-	O	<p><b>USB Resistor Bias:</b> Analog connection point for an external resistor that is used to set transmit currents and internal load resistors. It is recommended that a 22.6 <math>\Omega</math> <math>\pm</math>1% resistor to ground be connected to this pin.</p>
<b>USBRBIAS#</b>	-	-	I	<p><b>USB Resistor Bias Complement:</b> Analog connection point for an external resistor that is used to set transmit currents and internal load resistors. This signal should be connected directly to USBRBIAS.</p>



## 2.3 PCI Express\*

Table 2-3. PCI Express\* Signals (Sheet 1 of 2)

Name	Type	Description
<b>PETp1</b> <b>PETn1</b>	O	<b>PCI Express* Differential Transmit Pair 1:</b> These are PCI Express 2.0-based outbound high-speed differential signals, and can be mapped to either High Speed IO (HSIO) Port #5 or HSIO Port #13. <b>Note:</b> GbE can be mapped to PCIe Port 1 if PCIe Port 1 is selected at HSIO Port #5. GbE cannot be mapped to PCIe Port 1 if PCIe Port 1 is selected at HSIO Port #13. Please see <a href="#">Section 5.4</a> for details on GbE configuration and support. <b>Note:</b> Use FITC to set the soft straps that select this port as multiplexed with USB 3.0 Port 3 or multiplexed with SATA Port 4. FITC does not allow multiplexing PCIe Port 1 with USB 3.0 Port 3 and SATA Port 4 simultaneously, and it is not a supported configuration.
<b>PERp1</b> <b>PERn1</b>	I	<b>PCI Express Differential Receive Pair 1:</b> These are PCI Express 2.0-based inbound high-speed differential signals, and can be mapped to either HSIO Port #5 or HSIO Port #13. <b>Note:</b> GbE can be mapped to PCIe Port 1 if PCIe Port 1 is selected at HSIO Port #5. GbE cannot be mapped to PCIe Port 1 if PCIe Port 1 is selected at HSIO Port #13. Please see <a href="#">Section 5.4</a> for details on GbE configuration and support. <b>Note:</b> Use FITC to set the soft straps that select this port as multiplexed with USB 3.0 Port 3 or multiplexed with SATA Port 4. FITC does not allow multiplexing PCIe Port 1 with USB 3.0 Port 3 and SATA Port 4 simultaneously, and it is not a supported configuration.
<b>PETp2</b> <b>PETn2</b>	O	<b>PCI Express Differential Transmit Pair 2:</b> These are PCI Express 2.0-based outbound high-speed differential signals, and can be mapped to either HSIO Port #6 or HSIO Port #14. <b>Note:</b> GbE can be mapped to PCIe Port 2 if PCIe Port 2 is selected at HSIO Port #6. GbE cannot be mapped to PCIe Port 2 if PCIe Port 2 is selected at HSIO Port #14. Please see <a href="#">Section 5.4</a> for details on GbE configuration and support. <b>Note:</b> Use FITC to set the soft straps that select this port as multiplexed with USB 3.0 Port 4 or multiplexed with SATA Port 5. FITC does not allow multiplexing PCIe Port 2 with USB 3.0 Port 4 and SATA Port 5 simultaneously, and it is not a supported configuration.
<b>PERp2</b> <b>PERn2</b>	I	<b>PCI Express Differential Receive Pair 2:</b> These are PCI Express 2.0-based inbound high-speed differential signals, and can be mapped to either HSIO Port #6 or HSIO Port #14. <b>Note:</b> GbE can be mapped to PCIe Port 2 if PCIe Port 2 is selected at HSIO Port #6. GbE cannot be mapped to PCIe Port 2 if PCIe Port 2 is selected at HSIO Port #14. Please see <a href="#">Section 5.4</a> for details on GbE configuration and support. <b>Note:</b> Use FITC to set the soft straps that select this port as multiplexed with USB 3.0 Port 4 or multiplexed with SATA Port 5. FITC does not allow multiplexing PCIe Port 2 with USB 3.0 Port 4 and SATA Port 5 simultaneously, and it is not a supported configuration.
<b>PETp3</b> <b>PETn3</b>	O	<b>PCI Express Differential Transmit Pair 3:</b> These are PCI Express 2.0-based outbound high-speed differential signals, mapped to HSIO Port #7.
<b>PERp3</b> <b>PERn3</b>	I	<b>PCI Express Differential Receive Pair 3:</b> These are PCI Express 2.0-based inbound high-speed differential signals, mapped to HSIO Port #7.
<b>PETp4</b> <b>PETn4</b>	O	<b>PCI Express Differential Transmit Pair 4:</b> These are PCI Express 2.0-based outbound high-speed differential signals, mapped to HSIO Port #8.
<b>PERp4</b> <b>PERn4</b>	I	<b>PCI Express Differential Receive Pair 4:</b> These are PCI Express 2.0-based inbound high-speed differential signals, mapped to HSIO Port #8.
<b>PETp5</b> <b>PETn5</b>	O	<b>PCI Express Differential Transmit Pair 5:</b> These are PCI Express 2.0-based outbound high-speed differential signals, mapped to HSIO Port #9.
<b>PERp5</b> <b>PERn5</b>	I	<b>PCI Express Differential Receive Pair 5:</b> These are PCI Express 2.0-based inbound high-speed differential signals, mapped to HSIO Port #9.
<b>PETp6</b> <b>PETn6</b>	O	<b>PCI Express Differential Transmit Pair 6:</b> These are PCI Express 2.0-based outbound high-speed differential signals, mapped to HSIO Port #10.



Table 2-3. PCI Express\* Signals (Sheet 2 of 2)

Name	Type	Description
<b>PERp6</b> <b>PERn6</b>	I	<b>PCI Express Differential Receive Pair 6:</b> These are PCI Express 2.0-based outbound high-speed differential signals, mapped to HSIO Port #10.
<b>PETp7</b> <b>PETn7</b>	O	<b>PCI Express Differential Transmit Pair 7:</b> These are PCI Express 2.0-based outbound high-speed differential signals, mapped to HSIO Port #11.
<b>PERp7</b> <b>PERn7</b>	I	<b>PCI Express Differential Receive Pair 7:</b> These are PCI Express 2.0-based outbound high-speed differential signals, mapped to HSIO Port #11.
<b>PETp8</b> <b>PETn8</b>	O	<b>PCI Express Differential Transmit Pair 8:</b> These are PCI Express 2.0-based outbound high-speed differential signals, mapped to HSIO Port #12.
<b>PERp8</b> <b>PERn8</b>	I	<b>PCI Express Differential Receive Pair 8:</b> These are PCI Express 2.0-based outbound high-speed differential signals, mapped to HSIO Port #12.
<b>PCIE_RCOMP</b>	I	<b>Impedance Compensation Input:</b> Connected to a 7.5 K $\Omega$ (1%) precision external pull-up resistor to 1.5 V.
<b>PCIE_IREF</b>	I	<b>Internal Reference Voltage:</b> Connected directly to 1.5 V

## 2.4 Serial ATA Interface

Table 2-4. Serial ATA Interface Signals (Sheet 1 of 4)

Name	Type	Description
<b>SATA_TXP0</b> <b>SATA_TXN0</b>	O	<b>Serial ATA 0 Differential Transmit Pair:</b> These outbound SATA Port 0 high-speed differential signals support 1.5Gb/s, 3Gb/s and 6Gb/s, and are mapped to HSIO Port #15. In compatible mode, SATA Port 0 is the primary master of SATA Controller 1.
<b>SATA_RXP0</b> <b>SATA_RXN0</b>	I	<b>Serial ATA 0 Differential Receive Pair:</b> These inbound SATA Port 0 high-speed differential signals support 1.5Gb/s, 3Gb/s and 6Gb/s, and are mapped to HSIO Port #15. In compatible mode, SATA Port 0 is the primary master of SATA Controller 1.
<b>SATA_TXP1</b> <b>SATA_TXN1</b>	O	<b>Serial ATA 1 Differential Transmit Pair:</b> These outbound SATA Port 1 high-speed differential signals support 1.5Gb/s, 3Gb/s and 6Gb/s, and are mapped to HSIO Port #16. In compatible mode, SATA Port 1 is the secondary master of SATA Controller 1.
<b>SATA_RXP1</b> <b>SATA_RXN1</b>	I	<b>Serial ATA 1 Differential Receive Pair:</b> These inbound SATA Port 1 high-speed differential signals support 1.5Gb/s, 3Gb/s and 6Gb/s, and are mapped to HSIO Port #16. In compatible mode, SATA Port 1 is the secondary master of SATA Controller 1.
<b>SATA_TXP2</b> <b>SATA_TXN2</b>	O	<b>Serial ATA 2 Differential Transmit Pair:</b> These outbound SATA Port 2 high-speed differential signals support 1.5Gb/s, 3Gb/s and 6Gb/s, and are mapped to HSIO Port #17. In compatible mode, SATA Port 2 is the primary slave of SATA Controller 1.
<b>SATA_RXP2</b> <b>SATA_RXN2</b>	I	<b>Serial ATA 2 Differential Receive Pair:</b> These inbound SATA Port 2 high-speed differential signals support 1.5Gb/s, 3Gb/s and 6Gb/s, and are mapped to HSIO Port #17. In compatible mode, SATA Port 2 is the primary slave of SATA Controller 1.
<b>SATA_TXP3</b> <b>SATA_TXN3</b>	O	<b>Serial ATA 3 Differential Transmit Pair:</b> These outbound SATA Port 3 high-speed differential signals support 1.5Gb/s, 3Gb/s and 6Gb/s, and are mapped to HSIO Port #18. In compatible mode, SATA Port 3 is the secondary slave of SATA Controller 1.
<b>SATA_RXP3</b> <b>SATA_RXN3</b>	I	<b>Serial ATA 3 Differential Receive Pair:</b> These inbound SATA Port 3 high-speed differential signals support 1.5Gb/s, 3Gb/s and 6Gb/s, and are mapped to HSIO Port #18. In compatible mode, SATA Port 3 is the secondary slave of SATA Controller 1.




Table 2-4. Serial ATA Interface Signals (Sheet 2 of 4)

Name	Type	Description
SATA_TXP4 SATA_TXN4	O	<b>Serial ATA 4 Differential Transmit Pair:</b> These outbound SATA Port 4 high-speed differential signals support 1.5Gb/s, 3Gb/s and 6Gb/s, and are mapped to HSIO Port #13. In compatible mode, SATA Port 4 is the primary master of SATA Controller 2. <b>Note:</b> Use FITC to set the soft straps that select this port as SATA Port 4. Default configuration is SATA Port4.
SATA_RXP4 SATA_RXN4	I	<b>Serial ATA 4 Differential Receive Pair:</b> These inbound SATA Port 4 high-speed differential signals support 1.5Gb/s, 3Gb/s and 6Gb/s, and are mapped to HSIO Port #13. In compatible mode, SATA Port 4 is the primary master of SATA Controller 2. <b>Note:</b> Use FITC to set the soft straps that select this port as SATA Port 4. Default configuration is SATA Port4.
SATA_TXP5 SATA_TXN5	O	<b>Serial ATA 5 Differential Transmit Pair:</b> These outbound SATA Port 5 high-speed differential signals support 1.5Gb/s, 3Gb/s and 6Gb/s, and are mapped to HSIO Port #14. In compatible mode, SATA Port 5 is the secondary master of SATA Controller 2. <b>Note:</b> Use FITC to set the soft straps that select this port as SATA Port 5. Default configuration is SATA Port5.
SATA_RXP5 SATA_RXN5	I	<b>Serial ATA 5 Differential Receive Pair:</b> These inbound SATA Port 5 high-speed differential signals support 1.5Gb/s, 3Gb/s and 6Gb/s, and are mapped to HSIO Port #14. In compatible mode, SATA Port 5 is the secondary master of SATA Controller 2. <b>Note:</b> Use FITC to set the soft straps that select this port as SATA Port 5. Default configuration is SATA Port5.
sSATA_TXP0 sSATA_TXN0	O	<b>sSATA 0 Differential Transmit Pair:</b> These outbound sSATA Port 0 high-speed differential signals support 1.5Gb/s, 3Gb/s and 6Gb/s, and are mapped to HSIO Port #19. In compatible mode, sSATA Port 0 is the primary master of sSATA Controller.
sSATA_RXP0 sSATA_RXN0	I	<b>sSATA 0 Differential Receive Pair:</b> These inbound sSATA Port 0 high-speed differential signals support 1.5Gb/s, 3Gb/s and 6Gb/s, and are mapped to HSIO Port #19. In compatible mode, sSATA Port 0 is the primary master of sSATA Controller.
sSATA_TXP1 sSATA_TXN1	O	<b>sSATA 1 Differential Transmit Pair:</b> These outbound sSATA Port 0 high-speed differential signals support 1.5Gb/s, 3Gb/s and 6Gb/s, and are mapped to HSIO Port #20. In compatible mode, sSATA Port 1 is the secondary master of sSATA Controller.
sSATA_RXP1 sSATA_RXN1	I	<b>sSATA 1 Differential Receive Pair:</b> These inbound sSATA Port 1 high-speed differential signals support 1.5Gb/s, 3Gb/s and 6Gb/s, and are mapped to HSIO Port #20. In compatible mode, sSATA Port 1 is the primary master of sSATA Controller.
sSATA_TXP2 sSATA_TXN2	O	<b>sSATA 2 Differential Transmit Pair:</b> These outbound sSATA Port 1 high-speed differential signals support 1.5Gb/s, 3Gb/s and 6Gb/s, and are mapped to HSIO Port #21. In compatible mode, sSATA Port 2 is the primary slave of sSATA Controller.
sSATA_RXP2 sSATA_RXN2	I	<b>sSATA 2 Differential Receive Pair:</b> These inbound sSATA Port 1 high-speed differential signals support 1.5Gb/s, 3Gb/s and 6Gb/s, and are mapped to HSIO Port #21. In compatible mode, sSATA Port 2 is the primary slave of sSATA Controller.
sSATA_TXP3 sSATA_TXN3	O	<b>sSATA 3 Differential Transmit Pair:</b> These outbound sSATA Port 2 high-speed differential signals support 1.5Gb/s, 3Gb/s and 6Gb/s, and are mapped to HSIO Port #22. In compatible mode, sSATA Port 3 is the secondary slave of sSATA Controller.
sSATA_RXP3 sSATA_RXN3	I	<b>sSATA 3 Differential Receive Pair:</b> These inbound sSATA Port 2 high-speed differential signals support 1.5Gb/s, 3Gb/s and 6Gb/s, and are mapped to HSIO Port #22. In compatible mode, sSATA Port 3 is the secondary slave of sSATA Controller.
SATA0GP / GPIO21	I/O	<b>Serial ATA 0 General Purpose:</b> When configured as SATA0GP, this is an input pin that is used as an interlock switch status indicator for SATA Port 0. Drive the pin to '0' to indicate that the switch is closed and to '1' to indicate that the switch is open. The default use of this pin is GPIO21.



Table 2-4. Serial ATA Interface Signals (Sheet 3 of 4)

Name	Type	Description
<b>SATA1GP</b> / GPIO19	I/O	<b>Serial ATA 1 General Purpose:</b> When configured as SATA1GP, this is an input pin that is used as an interlock switch status indicator for SATA Port 1. Drive the pin to '0' to indicate that the switch is closed and to '1' to indicate that the switch is open. The default use of this pin is GPIO19.
<b>SATA2GP</b> / GPIO36	I/O	<b>Serial ATA 2 General Purpose:</b> When configured as SATA2GP, this is an input pin that is used as an interlock switch status indicator for SATA Port 2. Drive the pin to '0' to indicate that the switch is closed and to '1' to indicate that the switch is open. The default use of this pin is GPIO36.
<b>SATA3GP</b> / GPIO37	I/O	<b>Serial ATA 3 General Purpose:</b> When configured as SATA3GP, this is an input pin that is used as an interlock switch status indicator for SATA Port 3. Drive the pin to '0' to indicate that the switch is closed and to '1' to indicate that the switch is open. The default use of this pin is GPIO37.
<b>SATA4GP</b> / GPIO16 / MGPIO9	I/O	<b>Serial ATA 4 General Purpose:</b> When configured as SATA4GP, this is an input pin that is used as an interlock switch status indicator for SATA Port 4. Drive the pin to '0' to indicate that the switch is closed and to '1' to indicate that the switch is open. The default use of this pin is GPIO16.
<b>SATA5GP</b> / GPIO49 / MGPIO10	I/O	<b>Serial ATA 5 General Purpose:</b> When configured as SATA5GP, this is an input pin that is used as an interlock switch status indicator for SATA Port 5. Drive the pin to '0' to indicate that the switch is closed and to '1' to indicate that the switch is open. The default use of this pin is GPIO49.
<b>sSATA0GP</b>	I	<b>sSATA 0 General Purpose:</b> When configured as sSATA0GP, this is an input pin that is used as an interlock switch status indicator for sSATA Port 0. Drive the pin to '0' to indicate that the switch is closed and to '1' to indicate that the switch is open.
<b>sSATA1GP</b>	I	<b>sSATA 1 General Purpose:</b> When configured as sSATA1GP, this is an input pin that is used as an interlock switch status indicator for sSATA Port 1. Drive the pin to '0' to indicate that the switch is closed and to '1' to indicate that the switch is open.
<b>sSATA2GP</b>	I	<b>sSATA 2 General Purpose:</b> When configured as sSATA2GP, this is an input pin that is used as an interlock switch status indicator for sSATA Port 2. Drive the pin to '0' to indicate that the switch is closed and to '1' to indicate that the switch is open.
<b>sSATA3GP</b>	I	<b>sSATA 3 General Purpose:</b> When configured as sSATA3GP, this is an input pin that is used as an interlock switch status indicator for sSATA Port 3. Drive the pin to '0' to indicate that the switch is closed and to '1' to indicate that the switch is open.
<b>SATALED#</b>	OD O	<b>Serial ATA LED:</b> This signal is an open-drain output pin driven during SATA command activity. It is to be connected to external circuitry that can provide the current to drive a platform LED. When active, the LED is on. When tri-stated, the LED is off. An external pull-up resistor to Vcc3_3 is required.
<b>SCLOCK</b> /GPIO22	OD O	<b>SGPIO Reference Clock:</b> The SATA controller uses rising edges of this clock to transmit serial data, and the target uses the falling edge of this clock to latch data. The SCLock frequency supported is 32 kHz. If SGPIO interface is not used, this signal can be used as GPIO22.
<b>SLOAD</b> / GPIO38	OD O	<b>SGPIO Load:</b> The controller drives a '1' at the rising edge of SCLOCK to indicate either the start or end of a bit stream. A 4-bit vendor specific pattern will be transmitted right after the signal assertion. If SGPIO interface is not used, this signal can be used as GPIO38.
<b>SDATAOUT0</b> / GPIO39 <b>SDATAOUT1</b> / GPIO48	OD O	<b>SGPIO Dataout:</b> Driven by the controller to indicate the drive status in the following sequence: drive 0, 1, 2, 3, 4, 5, 0, 1, 2... If SGPIO interface is not used, the signals can be used as GPIO.
<b>SATA_RCOMP</b>	I	<b>Impedance Compensation Input:</b> Connected to a 7.5 K $\Omega$ (1%) precision external pull-up resistor to 1.5 V.
<b>SATA_IREF</b>	I	<b>Internal Reference Voltage:</b> Connected directly to 1.5 V



Table 2-4. Serial ATA Interface Signals (Sheet 4 of 4)

Name	Type	Description
<b>sSATALED#</b>	OD O	<b>sSATA LED:</b> This signal is an open-drain output pin driven during SATA command activity. It is to be connected to external circuitry that can provide the current to drive a platform LED. When active, the LED is on. When tri-stated, the LED is off. An external pull-up resistor to Vcc3_3 is required.
<b>sSCLOCK</b>	OD O	<b>sSATA SGPIO Reference Clock:</b> The sSATA controller uses rising edges of this clock to transmit serial data, and the target uses the falling edge of this clock to latch data. The SClock frequency supported is 32 kHz.
<b>sSLOAD</b>	OD O	<b>sSATA SGPIO Load:</b> The controller drives a '1' at the rising edge of SCLOCK to indicate either the start or end of a bit stream. A 4-bit vendor specific pattern will be transmitted right after the signal assertion.
<b>sSDATAOUT0 / sSDATAOUT1</b>	OD O	<b>sSATA SGPIO Dataout:</b> Driven by the controller to indicate the drive status in the following sequence: drive 0, 1, 2, 3, 0, 1, 2...
<b>sSATA_RCOMP</b>	I	<b>sSATA Impedance Compensation Input:</b> Connected to a 7.5 K $\Omega$ (1%) precision external pull-up resistor to 1.5 V.
<b>sSATA_IREF</b>	I	<b>sSATA Internal Reference Voltage:</b> Connected directly to 1.5 V

## 2.5 Clock Signals

Table 2-5. Clock Interface Signals (Sheet 1 of 2)

Name	Type	Description
<b>CLKOUT_ITPXDP_P CLKOUT_ITPXDP_N</b>	O	100 MHz PCIe 3.0 specification compliant differential output to processor XDP/ITP connector on platform.
<b>CLKOUT_DMI_P[1,0] CLKOUT_DMI_N[1,0]</b>	O	100 MHz PCIe 3.0 specification compliant differential output to processor
<b>CLKOUT_GPB_PCIE_P[2:0] CLKOUT_GPB_PCIE_N[2:0]</b>	O	100 MHz PCIe* 3.0 specification compliant differential output. These clocks have similar characteristics. <b>Note:</b> When using a 2nd Socket, CLKOUT_GPB_PCIE_P/N[[1,0] can be used as 100 MHz PCIe 3.0 specification compliant differential output to second processor.
<b>CLKIN_CPY_P CLKIN_CPY_N</b>	I	100 MHz PCIe 2.0 specification compliant differential input for DMI when used in PCH Hybrid Mode and External clocking Mode. <b>Note:</b> Unused when Native isCLK Mode is enabled and tied each signal to GND through a 10 K $\Omega$ resistor.
<b>CLKIN_SATA_P CLKIN_SATA_N</b>	I	100 MHz PCIe 2.0 specification compliant differential input from external clock source in External Clocking Mode, which provided a non-overclocked 100 MHz source for SATA. <b>Note:</b> Unused when Native isCLK Mode or Hybrid Mode is enabled and tied each signal to GND through a 10 K $\Omega$ resistor.
<b>CLKIN_sSATA_P CLKIN_sSATA_N</b>	I	100 MHz PCIe 2.0 specification compliant differential input from external clock source in External Clocking Mode, which provided a non-overclocked 100MHz source for sSATA. <b>Note:</b> Unused when Native isCLK Mode or Hybrid mode is enabled and tied each signal to GND through a 10 K $\Omega$ resistor.
<b>CLKIN_DOT96_P CLKIN_DOT96_N</b>	I	96-MHz differential reference clock from external clock source in External Clocking Mode. <b>Note:</b> Unused when Native isCLK Mode or PCH Hybrid mode is enabled and tied each signal to GND through a 10 K $\Omega$ resistor.
<b>XTAL25_IN</b>	I	Connection for 25 MHz crystal to PCH oscillator circuit
<b>XTAL25_OUT</b>	O	Connection for 25 MHz crystal to PCH oscillator circuit



Table 2-5. Clock Interface Signals (Sheet 2 of 2)

Name	Type	Description
<b>REFCLK14IN</b>	I	Single-ended 14.31818 MHz reference clock from external clock source in External Clocking Mode. <b>Note:</b> Unused when Native isCLK Mode or PCH Hybrid mode is enabled and tied this signal to GND through a 10 K $\Omega$ resistor.
<b>CLKOUT_PCIE_P[7:0] CLKOUT_PCIE_N[7:0]</b>	O	100 MHz PCIe 3.0 specification compliant differential output to PCI Express devices
<b>CLKOUT_PCI[4:0]</b>	O	Single-Ended, 33 MHz outputs to various PCI connectors/devices. One of these signals must be connected to CLKIN_PCILOOPBACK to function as a 33 MHz clock loopback. This allows skew control for variable lengths of CLKOUT_PCI[4:0].
<b>CLKIN_PCILOOPBACK</b>	I	33 MHz clock feedback input, to reduce skew between PCH on-die 33 MHz clock and 33 MHz clock observed by connected devices.
<b>CLKOUTFLEX0<sup>1</sup></b> / GPIO64	I/O	Configurable as a GPIO or as a programmable output clock which can be configured by using FITC to set ICC settings as one of the following: <ul style="list-style-type: none"> <li>• 33 MHz</li> <li>• 14.318 MHz</li> <li>• 48/24 MHz</li> <li>• DC Output logic '0' (default configuration)</li> </ul>
<b>CLKOUTFLEX1<sup>1,2</sup></b> / GPIO65	I/O	Configurable as a GPIO or as a programmable output clock which can be configured by using FITC to set ICC settings as one of the following: <ul style="list-style-type: none"> <li>• 33 MHz (deprecated<sup>2</sup>)</li> <li>• 14.318 MHz (default configuration<sup>2</sup>)</li> <li>• 48/24 MHz (deprecated<sup>2</sup>)</li> <li>• DC Output logic '0'</li> </ul>
<b>CLKOUTFLEX2<sup>1,3</sup></b> / GPIO66	I/O	Configurable as a GPIO or as a programmable output clock which can be configured by using FITC to set ICC settings as one of the following: <ul style="list-style-type: none"> <li>• 33 MHz</li> <li>• 14.318 MHz</li> <li>• 48/24 MHz</li> <li>• DC Output logic '0' (default configuration)</li> </ul>
<b>CLKOUTFLEX3<sup>1,3</sup></b> / GPIO67	I/O	Configurable as a GPIO or as a programmable output clock which can be configured by using FITC to set ICC settings as one of the following: <ul style="list-style-type: none"> <li>• 33 MHz</li> <li>• 14.318 MHz</li> <li>• 48/24 MHz (default configuration)</li> <li>• DC Output logic '0'</li> </ul>
<b>DIFFCLK_BIASREF</b>	I/O	Differential Clock Bias Reference: Connected to an external precision resistor (7.5 K $\Omega$ $\pm$ 1%) to 1.5 V
<b>ICLK_IREF</b>	I	Internal Clock Bias Reference: Connect directly to a quiet 1.5V supply.

**Note:**

1. Do not use more than 2 CLKOUTFLEX outputs to drive the same frequency.
2. Do not use CLKOUTFLEX1 as a single-ended clock if possible. Configure it as output logic "0". It is acceptable to use it as a GPIO. If CLKOUTFLEX1 must be used as a clock, only run it at 14.318 MHz.
3. CLKOUTFLEX2/3 must drive the same single-ended frequency or one of them must be disabled.



## 2.6 Real Time Clock Interface


Table 2-6. Real Time Clock Interface

Name	Type	Description
RTCX1	Special	<b>Crystal Input 1:</b> This signal is connected to the 32.768 kHz crystal. If no external crystal is used, then RTCX1 can be driven with the desired clock rate. Maximum voltage allowed on this pin is 1.2V.
RTCX2	Special	<b>Crystal Input 2:</b> This signal is connected to the 32.768 kHz crystal. If no external crystal is used, then RTCX2 must be left floating.

## 2.7 External RTC Circuitry

The PCH implements an internal oscillator circuit that is sensitive to step voltage changes in VccRTC. Figure 2-2 shows an example schematic recommended to ensure correct operation of the PCH RTC.

Figure 2-2. Example External RTC Circuit



**Notes:**

1. The Reference Designators used in this example are arbitrarily assigned.
2. The exact capacitor values and tolerances for C1 and C2 must be based on the crystal maker recommendations.
3. For platforms not supporting Deep Sx, the VccDSW3\_3 pins must be connected to the VccSUS3\_3 pins.
4. Vbatt is voltage provided by the RTC battery (such as coin cell).
5. VccRTC, RTCX1, RTCX2, RTCRST#, and SRTCST# are PCH pins.
6. VccRTC powers PCH RTC well.
7. RTCX1 is the input to the internal oscillator.
8. RTCX2 is the amplified feedback (output) for the external crystal. Important: If a single-ended clock source, such as an **oscillator**, is used instead of the crystal to generate the RTC frequency, **you must leave pin RTCX2 floating** (no connect).

### 2.7.1 Crystal Requirements

Table 2-7. RTC Crystal Requirements

Parameter	Specification
Frequency	32.768 KHz
Tolerance	20 ppm or better
ESR	≤ 50 KΩ

**Note:** Max 50 KΩ ESR is an important requirement. Choose Max 50KΩ ESR crystal or enable the suppliers to support it.



Table 2-8. External Crystal Oscillator Requirements

Parameter	Specification
Frequency	32.768 KHz
Tolerance	20 ppm or better
Voltage Swing	0 to 1.0Vp-p ( $\pm 5\%$ )

## 2.8 Interrupt Interface

Table 2-9. Interrupt Signals

Name	Type	Description
SERIRQ	I/OD	<b>Serial Interrupt Request:</b> This pin implements the serial interrupt protocol.
PIRQ[D:A]#	I/OD	<b>PCI Interrupt Requests:</b> In non-APIC mode, the PIRQx# signals can be routed to interrupts 3, 4, 5, 6, 7, 9, 10, 11, 12, 14 or 15 as described in Section 5.9.6. Each PIRQx# line has a separate Route Control register. In APIC mode, these signals are connected to the internal I/O APIC in the following fashion: PIRQA# is connected to IRQ16, PIRQB# to IRQ17, PIRQC# to IRQ18, and PIRQD# to IRQ19. This frees the legacy interrupts.
PIRQ[H:E]# / GPIO[5:2]	I/OD	<b>PCI Interrupt Requests:</b> In non-APIC mode the PIRQx# signals can be routed to interrupts 3, 4, 5, 6, 7, 9, 10, 11, 12, 14 or 15 as described in Section 5.9.6. Each PIRQx# line has a separate Route Control register. In APIC mode, these signals are connected to the internal I/O APIC in the following fashion: PIRQE# is connected to IRQ20, PIRQF# to IRQ21, PIRQG# to IRQ22, and PIRQH# to IRQ23. This frees the legacy interrupts. If not needed for interrupts, these signals can be used as GPIO.

**Note:** PIRQ Interrupts can only be shared if it is configured as level sensitive. They cannot be shared if configured as edge triggered.

## 2.9 Processor Interface

Table 2-10. Processor Interface Signals

Name	Type	Description
RCIN#	I	<b>Keyboard Controller Reset Processor:</b> The keyboard controller can generate INIT# to the processor. This saves the external OR gate with the PCH's other sources of INIT#. When the PCH detects the assertion of this signal, INIT# is generated using a VLW message to the processor. <b>Note:</b> The PCH will ignore RCIN# assertion during transitions to the S3, S4, and S5 states.
PROCPWRGD	O	<b>Processor Power Good:</b> This signal should be connected to the processor's UNCOREPWRGOOD input to indicate when the processor power is valid.
PM_SYNC	O	<b>Power Management Sync:</b> Provides state information from the PCH to the Processor.
PM_SYNC2	O	<b>Power Management Sync 2:</b> Provides state information from the PCH to the Processor. Only used in four or more socket systems.
PECI	I/O	<b>Platform Environment Control Interface:</b> Single-wire, serial bus.
THRMTRIP#	I	<b>Thermal Trip:</b> When low, this signal indicates that a thermal trip from the processor occurred, and the PCH will immediately transition to a S5 state. The PCH will not wait for the processor stop grant cycle since the processor has overheated.



## 2.10 Direct Media Interface (DMI) to Host Controller

Table 2-11. Direct Media Interface Signals

Name	Type	Description
<b>DMI_TXP0</b> <b>DMI_TXN0</b>	O	<b>Direct Media Interface Differential Transmit Pair 0:</b> This signal is an output from the PCH to the processor.
<b>DMI_RXP0</b> <b>DMI_RXN0</b>	I	<b>Direct Media Interface Differential Receive Pair 0:</b> This signal is an input to the PCH from the processor.
<b>DMI_TXP1</b> <b>DMI_TXN1</b>	O	<b>Direct Media Interface Differential Transmit Pair 1:</b> This signal is an output from the PCH to the processor.
<b>DMI_RXP1</b> <b>DMI_RXN1</b>	I	<b>Direct Media Interface Differential Receive Pair 1:</b> This signal is an input to the PCH from the processor.
<b>DMI_TXP2</b> <b>DMI_TXN2</b>	O	<b>Direct Media Interface Differential Transmit Pair 2:</b> This signal is an output from the PCH to the processor.
<b>DMI_RXP2</b> <b>DMI_RXN2</b>	I	<b>Direct Media Interface Differential Receive Pair 2:</b> This signal is an input to the PCH from the processor.
<b>DMI_TXP3</b> <b>DMI_TXN3</b>	O	<b>Direct Media Interface Differential Transmit Pair 3:</b> This signal is an output from the PCH to the processor.
<b>DMI_RXP3</b> <b>DMI_RXN3</b>	I	<b>Direct Media Interface Differential Receive Pair 3:</b> This signal is an input to the PCH from the processor.
<b>DMI_RCOMP</b>	I	<b>Impedance Compensation Input:</b> Connected to a 7.5 K $\Omega$ (1%) precision external pull-up resistor to 1.5 V.
<b>DMI_IREF</b>	I	<b>Internal Reference Voltage:</b> Connected directly to 1.5 V.

## 2.11 Intel® High Definition Audio Link

Table 2-12. Intel® High Definition Audio Link Signals

Name	Type	Description
<b>HDA_RST#</b>	O	<b>Intel® High Definition Audio Reset:</b> Master hardware reset to external codec(s).
<b>HDA_SYNC</b>	O	<b>Intel® High Definition Audio Sync:</b> 48 kHz fixed rate sample sync to the codec(s). Also used to encode the stream number.
<b>HDA_BCLK</b>	O	<b>Intel® High Definition Audio Bit Clock Output:</b> 24.000 MHz serial data clock generated by the Intel High Definition Audio controller (the PCH).
<b>HDA_SDO</b>	O	<b>Intel® High Definition Audio Serial Data Out:</b> Serial TDM data output to the codec(s). This serial output is double-pumped for a bit rate of 48 Mb/s for Intel High Definition Audio. <b>Note:</b> This signal is sampled as a functional strap. See Section 2.15 for more details. There is a weak integrated pull-down resistor on this pin.
<b>HDA_SDI[3:0]</b>	I	<b>Intel® High Definition Audio Serial Data In [3:0]:</b> Serial TDM data inputs from the codecs. The serial input is single-pumped for a bit rate of 24 Mb/s for Intel High Definition Audio. These signals have integrated pull-down resistors, which are always enabled. <b>Note:</b> During enumeration, the PCH will drive this signal. During normal operation, the CODEC will drive it.



## 2.12 LPC Interface

Table 2-13. LPC Interface Signals

Name	Type	Description
<b>LAD[3:0]</b>	I/O	<b>LPC Multiplexed Command, Address, Data:</b> For LAD[3:0], internal pull-ups are provided.
<b>LFRAME#</b>	O	<b>LPC Frame:</b> LFRAME# indicates the start of an LPC cycle, or an abort.
<b>LDRQ0#, LDRQ1# / GPIO23</b>	I	<b>LPC Serial DMA/Master Request Inputs:</b> LDRQ[1:0]# are used to request DMA or bus master access. These signals are typically connected to an external Super I/O device. An internal pull-up resistor is provided on these signals. LDRQ1# may optionally be used as GPIO23.

## 2.13 General Purpose I/O Signals

The following table summarizes the GPIOs in the PCH. The control for the GPIO signals is handled through an independent 128-byte I/O space. The base offset for this space is selected by the GPIO\_BAR register in D31:F0 configuration space. See [Section 12.11](#) for details.

### Highlights for GPIO features:

1. GPIO pins powered from DSW: If pin is configured as GPIO then it follows the SUS well (does not follow DSW) and its content is wiped out when SUS goes away.
2. GPIO\_USE\_SEL[31:0], GPIO\_USE\_SEL2[63:32] and GPIO\_USE\_SEL3[75:64] select whether the pin is selected to function as GPIO (GPIO\_USE\_SEL[x] = 1) or Native (GPIO\_USE\_SEL[x] = 0). However, the PCH Soft Straps (SPI Flash) take precedence if there is a mismatch with GPIO\_USE\_SEL.
3. GP\_IO\_SEL[31:0], GP\_IO\_SEL[63:32] and GP\_IO\_SEL[75:64] select whether the pin is an output (GP\_IO\_SEL[x] = 0) or an input (GP\_IO\_SEL[x] = 1). The value written to or reported in this register is invalid when the pin is programmed to Native function.
4. If the corresponding GPIO has been set as an input, and GPI\_ROUT has been programmed for NMI functionality, the GPI\_NMI\_EN[15:0] is used to allow active-high or active-low NMI events (depending on the polarity selected by GPI\_INV[31:0]).
5. All the GP\_RST\_SEL registers can only be reset by RSMRST#. GPIO Configuration registers bit 8 and 24 must only be reset by the assertion of the RSMRST# pin. Otherwise, all core well bits are reset by the standard conditions that assert PLTRST#, and all suspend well bits are reset by the standard conditions that clear internal suspend registers.
6. All the suspend well GPIO Configuration register bits reset are selectable between RSMRST# pin and internal resume well reset. See [Section 12.11](#) GPIO\_RST\_SEL for detail.
7. GPIO[24] register bits are not cleared by CF9h reset by default, it is programmable through GP\_RST\_SEL[24].
8. All GPIO are 3.3 V tolerant, except where noted otherwise.
9. Only GPIO[31:0] are blink-capable.
10. For GPIO [54:50], where GPIO vs Native Mode is configured using SPI Soft Strap, the corresponding GPIO\_USE\_SEL bits for these GPIOs have no effect.



**Table 2-14. General Purpose I/O Signals (Sheet 1 of 4)**

Name	Power Well	Default	GPI Event	Glitch-less		Description
				Input	Output	
GPIO0	Core	GPI	Yes	No	No	Multiplexed with BMBUSY#
GPIO1	Core	GPI	Yes	Yes	No	Multiplexed with TACH1
GPIO2 (Note 6)	Core	GPI	Yes	No	No	Multiplexed PIRQE#.
GPIO3 (Note 6)	Core	GPI	Yes	No	No	Multiplexed PIRQF#.
GPIO4 (Note 6)	Core	GPI	Yes	No	No	Multiplexed PIRQG#.
GPIO5 (Note 6)	Core	GPI	Yes	No	No	Multiplexed PIRQH#.
GPIO6	Core	GPI	Yes	Yes	No	Multiplexed with TACH2
GPIO7	Core	GPI	Yes	Yes	No	Multiplexed with TACH3
GPIO8	Sus	GPO	Yes	No	No	Unmultiplexed.
GPIO9	Sus	Native	Yes	No	No	Multiplexed with OC5#. When configured as GPIO, default direction is Input (GPI) (Note 16)
GPIO10	Sus	Native	Yes	No	No	Multiplexed with OC6#. When configured as GPIO, default direction is Input (GPI) (Note 16)
GPIO11	Sus	Native	Yes	Yes	No	Multiplexed with SMBALERT#. When configured as GPIO, default direction is Input (GPI) (Note 16)
GPIO12	DSW	Native	Yes	No	No	Multiplexed with LAN_PHY_PWR_CTRL. GPIO / Native functionality is controlled using soft strap. When configured as GPIO, default direction is Output (GPO). (Note 8)
GPIO13	Sus (Note 17)	GPI	Yes	No	No	Unmultiplexed.
GPIO14	Sus	Native	Yes	No	No	Multiplexed with OC7#. When configured as GPIO, default direction is Input (GPI) (Note 16)
GPIO15	Sus	GPO	Yes	No	Yes	Unmultiplexed.
GPIO16	Core	GPI	No	No	No	Multiplexed with SATA4GP/MGPIO9.
GPIO17	Core	GPI	Yes	Yes	No	Multiplexed with TACH0.
GPIO18	Core	GPO	No	No	No	Unmultiplexed.
GPIO19 (Note 4)	Core	GPI	Yes	No	No	Multiplexed with SATA1GP.
GPIO20	Core	Native	No	No	No	Multiplexed with SMI#.(Note 12) When configured as GPIO, default direction is Output (GPO).
GPIO21	Core	GPI	Yes	No	No	Multiplexed with SATA0GP.
GPIO22	Core	GPI	Yes	No	No	Multiplexed with SCLOCK.
GPIO23	Core	Native	No			Multiplexed with LDRQ1#
GPIO24 (Note 1, 15)	Sus	GPO	No	No	Yes	Multiplexed with MGPIO0
GPIO25	Sus	GPO	No	No	No	Unmultiplexed.
GPIO26	Sus	GPO	No	No	No	Unmultiplexed.



Table 2-14. General Purpose I/O Signals (Sheet 2 of 4)

Name	Power Well	Default	GPI Event	Glitch-less		Description
				Input	Output	
GPIO27 (Note 7)	DSW	GPI	No	No	No	<p>Multiplexed with MGPIO6. Can be configured as wake input to allow wakes from Deep Sx but, since the pin is shared, the PCH counts on this pin remaining asserted until PLTRST# de-asserts or the PCH may latch the pin assertion as a LAN wake request.</p> <ul style="list-style-type: none"> <li>Intel LAN Present: This pin is connected to the LANWAKE# pin on the LAN PHY, is used to signal a ME or host wake to the PCH. The pin may also be driven by the platform to cause a host wake, but it must be de-asserted whenever PLTRST# is de-asserted and may only be used to wake the host (GPIO27 wake enable must always be set).</li> <li>No Intel LAN Present: This pin does not have a specific usage model for connection on the board, but allows the OEM/ODM customers a custom method to wake from Deep Sx.</li> </ul>
GPIO28	Sus	GPO	No	No	Yes	Multiplexed with MPGIO7.
GPIO29 (Note 7)	DSW	Native	No	No	Yes	Multiplexed with SLP_WLAN#/MGPIO3. GPIO / Native functionality is controlled using soft strap. When configured as GPIO, default direction is Output (GPO). (Note 11)
GPIO30 (Note 7)	Sus	Native	No	No	Yes	Multiplexed with SUSWARN#/MGPIO1. If the system supports Deep Sx, then subsequent boots will default to SUSWARN# mode. When configured as GPIO, default direction is Input (GPI).
GPIO31 (Note 7)	DSW	GPI	No	No	Yes	<p>Multiplexed with MGPIO2.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>1. Toggling this pin at a frequency higher than 10Hz is not supported.</li> <li>2. GPIO_USE_SEL[31] is internally hardwired to a 1b, which means GPIO mode is permanently selected and cannot be changed.</li> </ol>
GPIO32	Core	GPO	No	No	No	Unmultiplexed.
GPIO33 (Note 4)	Core	GPO	No	No	No	Unmultiplexed.
GPIO34	Core	GPI	No	No	No	Unmultiplexed.
GPIO35	Core	GPO	No	No	Yes	Multiplexed with NMI#. (Note 15)
GPIO36 (Note 4)	Core	GPI	No	No	No	Multiplexed with SATA2GP.
GPIO37 (Note 4)	Core	GPI	No	No	No	Multiplexed with SATA3GP.
GPIO38	Core	GPI	No	No	No	Multiplexed with SLOAD.
GPIO39	Core	GPI	No	No	No	Multiplexed with SDATAOUT0.
GPIO40	Sus	Native	No	No	No	Multiplexed with OC1#. (Note 16) When configured as GPIO, default direction is Input (GPI).
GPIO41	Sus	Native	No	No	No	Multiplexed with OC2#. (Note 16) When configured as GPIO, default direction is Input (GPI).
GPIO42	Sus	Native	No	No	No	Multiplexed with OC3#. (Note 16) When configured as GPIO, default direction is Input (GPI).
GPIO43	Sus	Native	Yes	No	No	Multiplexed with OC4#. (Note 16) When configured as GPIO, default direction is Input (GPI).



Table 2-14. General Purpose I/O Signals (Sheet 3 of 4)

Name	Power Well	Default	GPI Event	Glitch-less		Description
				Input	Output	
GPIO44	Sus	GPI	No	No	No	Unmultiplexed.
GPIO45	Sus	GPI	No	No	No	Unmultiplexed.
GPIO46	Sus	GPI	No	No	No	Unmultiplexed.
GPIO47	Sus	GPI	No	No	No	Unmultiplexed.
GPIO48	Core	GPI	No	No	No	Multiplexed with SDATAOUT1.
GPIO49	Core	GPI	No	Yes	No	Multiplexed with SATA5GP/MPGIO10
GPIO50 (Note 8)	Core	GPO	No	No	No	Multiplexed with GSXCLK. (Note 16)
GPIO51 (Note 4,8)	Core	GPO	No	No	No	Multiplexed with GSXDOUT.
GPIO52 (Note 8)	Core	GPO	No	No	No	Multiplexed with GSXSLOAD. (Note 16)
GPIO53 (Note 4,8)	Core	GPO	No	No	No	Multiplexed with GSXDIN.
GPIO54 (Note 8)	Core	GPO	No	No	No	Multiplexed with GSXRESET#. (Note 16)
GPIO55 (Note 4)	Core	GPO	No	No	No	Unmultiplexed.
GPIO56	Sus	GPI	Yes	No	No	Unmultiplexed.
GPIO57	Sus	GPI	Yes	No	Yes	Multiplexed with MGPIO5.
GPIO58	Sus	Native	No	Yes	No	Multiplexed with SML1CLK/MGPIO11. When configured as GPIO, default direction is Input (GPI).
GPIO59	Sus	Native	No	No	No	Multiplexed with OC0#. (Note 16) When configured as GPIO, default direction is Input (GPI).
GPIO60	Sus	Native	Yes	Yes	No	Multiplexed with SML0ALERT#/MGPIO4. When configured as GPIO, default direction is Output (GPO).
GPIO61	Sus	GPO	No	No	Yes	Unmultiplexed.
GPIO62 (Note 4)	Sus	Native	No	No	No	Multiplexed with SUSCLK. When configured as GPIO, default direction is Output (GPO).
GPIO63	Sus	Native	No	No	Yes	Multiplexed with SLP_S5#. When configured as GPIO, default direction is Output (GPO).
GPIO64	Core	Native	No	No	No	Multiplexed with CLKOUTFLEX0. When configured as GPIO, default direction is Output (GPO).
GPIO65	Core	Native	No	No	No	Multiplexed with CLKOUTFLEX1. When configured as GPIO, default direction is Output (GPO).
GPIO66	Core	Native	No	No	No	Multiplexed with CLKOUTFLEX2. When configured as GPIO, default direction is Output (GPO).
GPIO67	Core	Native	No	No	No	Multiplexed with CLKOUTFLEX3. When configured as GPIO, default direction is Output (GPO).
GPIO68	Core	GPI	No	Yes	No	Multiplexed with TACH4.
GPIO69	Core	GPI	No	Yes	No	Multiplexed with TACH5.





Table 2-14. General Purpose I/O Signals (Sheet 4 of 4)

Name	Power Well	Default	GPIO Event	Glitch-less		Description
				Input	Output	
GPIO70	Core	Native	No	Yes	No	Multiplexed with TACH6.
GPIO71	Core	Native	No	Yes	No	Multiplexed with TACH7.
GPIO72 (Note 7, 19)	DSW	GPI	No	No	No	Unmultiplexed. Requires external pull-up resistor to DSW well.
GPIO73	Sus	GPI	No	No	No	Unmultiplexed.
GPIO74	Sus	Native	No	Yes	No	Multiplexed with SML1ALERT#/PCHHOT#/ MGPIO8.(Note 16) When configured as GPIO, default direction is Output (GPO).
GPIO75	Sus	Native	No	Yes	No	Multiplexed with SML1DATA/MGPIO12 (Note 16) When configured as GPIO, default direction is Input (GPI).

**Notes:**

- GPIO[24] register bits are not cleared by CF9h reset by default, it is programmable through GP\_RST\_SEL[24].
- All GPIOs can be configured as either input or output, see GP\_IO\_SEL for details.
- Internal pull down resistor may be enabled in Deep Sx mode based on DSX\_CFG configuration bit, as follows: '1' (pin will be driven by platform in Deep Sx) -> Z; - '0' (pin will NOT be driven by platform in Deep Sx) -> Internal pull-down. Refer to DSX\_CFG register (RCBA+3334h) for more details.
- A functional strap also exists on this pin.
- The GPIO pins which are capable of generating NMI message when it is configured as input, its GPI\_ROUT register is configured NMI functionality and its corresponding GPI NMI Enable (GNE) bit is set. NMI event is positive edge trigger based on the signal and after GPI Inversion logic.
- When GPIO[5:2] are configured as output GPIOs, they behave in an open drain manner.
- This SUS well pin will be controlled by DSW logic. GPIO functionality is only available when the SUS well is powered.
- For GPIOs where GPIO vs Native Mode is configured via SPI Soft Strap, the corresponding GPIO\_USE\_SEL bits for these GPIOs have no effect. The GPIO\_USE\_SEL bits for these GPIOs may change to reflect the Soft-Strap configuration even though GPIO Lockdown Enable (GLE) bit is set.
- GPIO[62] defaults as Native SUSCLK. If this pin is to be configured as GPIO, it is required that the board ensure that the 32.768 kHz toggle rate does not affect the receiving logic of the pin until it is set as GPIO.
- When switching from GPIO at logic 1 to the native functionality, the pin must not glitch low.
- A soft strap (PMC\_SOFT\_STRAP\_2 register[7] GP29MGPIO3\_SLPWLAN\_SEL) to enable switching between SLP\_WLAN# (default) or GP29/MPGIO3. By default the strap is 0b, which enables the SLP\_WLAN# pin function when sus well is up. When soft strap is loaded and value is 1b, the pin returns to its regular GPIO or MGPIO mode while SLP\_WLAN# function no longer exists. Please also take into account of note 7.
- When strapped as SMI#, the pin is automatically configured as open drain. The SMI# function is not the same as the SMI# events that the GPIOs can be configured to generate, as described in GPI\_ROUT and ALT\_GPI\_SMI\_EN.
- The choice of which native mode, SML1ALERT# or PCHHOT#, is determined by a soft strap.
- If the system supports DeepSx, then subsequent boots will default to SUSWARN# mode.
- The pin shall not glitch during power-on sequence.
- When the multiplexed GPIO is used as GPIO functionality, care should be taken to ensure the signal is stable in its inactive state of the native functionality, immediately after reset until it is initialized to GPIO functionality.
- Signal is powered by VccSUSHDA and can be either 1.5 V or 3.3 V tolerant depending on VccSUSHDA rail and can only be used if VccSUSHDA is powered.
- Glitch-less Inputs are guaranteed, by circuit design, to de-glitch the input. Glitch-less Outputs are guaranteed, by circuit design, to not generate any glitches on the output during power-on.
- GPIO72 has limitation to be used as GPIO. It must be in pull-up high to DSW well when system boots up or wakes up from a sleep state.

## 2.14 GPIO Serial Expander Signals

Table 2-15. GPIO Serial Expander Interface

Name	Type	Power Well	Description
<b>GSXCLK</b> / GPIO50	O	Core	GPIO Serial Expansion clock input. GSXCLK may optionally be used as GPIO50
<b>GSXSLOAD</b> / GPIO52	O	Core	GPIO Serial Expansion data load select. GSXSLOAD may optionally be used as GPIO52
<b>GSXSRESET#</b> / GPIO54	O	Core	GPIO Serial Expansion reset. GSXSRESET# may optionally be used as GPIO54
<b>GSXDOUT</b> / GPIO51	O	Core	GPIO Serial Expansion serial data out. GSXDOUT may optionally be used as GPIO51
<b>GSXDIN</b> / GPIO53	I	Core	GPIO Serial Expansion serial data in. GSXDIN may optionally be used as GPIO53

**Note:** GSX (GPIO Serial Expander) signal functions are enabled using soft strap.

## 2.15 Functional Straps

The PCH implements hardware functional straps, which are used to configure specific functions within the PCH and processor very early in the boot process before BIOS or SW intervention. Some are sampled at the rising edge of PCH\_PWROK while others at the rising edge of RSMRST# to select configurations (except as noted), and then revert later to their normal usage. When Descriptor Mode is enabled, the PCH will read Soft Strap data out of the SPI device prior to the de-assertion of reset to both the Intel ME and the Host system. In some cases, the soft strap data may override the hardware functional straps. Please refer to [Section 5.26.2](#) for information on Descriptor Mode.

Table 2-16. Functional Strap Definitions (Sheet 1 of 4)

Signal	Usage	When Sampled	Comment															
<b>SATA1GP / GPIO19</b>	Boot BIOS Strap bit 0 (BBS0)	Rising edge of PCH_PWROK	<p>This signal has a weak internal pull-up. This field determines the destination of accesses to the BIOS memory range. Also controllable using Boot BIOS Destination bit (Chipset Config Registers: Offset 3410h:Bit 10). This strap is used in conjunction with Boot BIOS Destination Selection 1 strap.</p> <table border="1"> <thead> <tr> <th>Bit11</th> <th>Bit 10</th> <th>Boot BIOS Destination</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>1</td> <td>Reserved</td> </tr> <tr> <td>1</td> <td>0</td> <td>Reserved</td> </tr> <tr> <td>1</td> <td>1</td> <td>SPI (default)</td> </tr> <tr> <td>0</td> <td>0</td> <td>LPC</td> </tr> </tbody> </table> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>The internal pull-up is disabled after PLTRST# de-asserts.</li> <li>If option 00 (LPC) is selected, BIOS may still be placed on LPC, but the platform is required to have SPI flash connected directly to the PCH's SPI bus with a valid descriptor in order to boot.</li> <li>Boot BIOS Destination Select to LPC/PCI by functional strap or using Boot BIOS Destination Bit will not affect SPI accesses initiated by Intel® ME or Integrated GbE LAN.</li> <li>See <a href="#">Chapter 10</a> for additional information.</li> <li>This signal is in the Core well.</li> </ol>	Bit11	Bit 10	Boot BIOS Destination	0	1	Reserved	1	0	Reserved	1	1	SPI (default)	0	0	LPC
Bit11	Bit 10	Boot BIOS Destination																
0	1	Reserved																
1	0	Reserved																
1	1	SPI (default)																
0	0	LPC																



Table 2-16. Functional Strap Definitions (Sheet 2 of 4)

Signal	Usage	When Sampled	Comment															
<b>GPIO51</b>	Boot BIOS Strap bit 1 (BBS1)	Rising edge of PCH_PWROK	<p>This signal has a weak internal pull-up. This field determines the destination of accesses to the BIOS memory range. Also controllable using Boot BIOS Destination bit (Chipset Config Registers: Offset 3410h:Bit 11). This strap is used in conjunction with Boot BIOS Destination Selection 0 strap.</p> <table border="1"> <thead> <tr> <th>Bit11</th> <th>Bit 10</th> <th>Boot BIOS Destination</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>1</td> <td>Reserved</td> </tr> <tr> <td>1</td> <td>0</td> <td>Reserved</td> </tr> <tr> <td>1</td> <td>1</td> <td>SPI (default)</td> </tr> <tr> <td>0</td> <td>0</td> <td>LPC</td> </tr> </tbody> </table> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>The internal pull-up is disabled after PLTRST# de-asserts.</li> <li>If option 00 (LPC) is selected, BIOS may still be placed on LPC, but the platforms is required to have SPI flash connected directly to the PCH's SPI bus with a valid descriptor in order to boot.</li> <li>Boot BIOS Destination Select to LPC/PCI by functional strap or using Boot BIOS Destination Bit will not affect SPI accesses initiated by Intel® ME or Integrated GbE LAN.</li> <li>See <a href="#">Chapter 10</a> for additional information.</li> <li>This signal is in the Core well.</li> </ol>	Bit11	Bit 10	Boot BIOS Destination	0	1	Reserved	1	0	Reserved	1	1	SPI (default)	0	0	LPC
Bit11	Bit 10	Boot BIOS Destination																
0	1	Reserved																
1	0	Reserved																
1	1	SPI (default)																
0	0	LPC																
<b>SATA2GP / GPIO36</b>	DMI RX Termination	Rising edge of PCH_PWROK	<p>This signal has a weak internal pull-down. This signal only take effect if DMI is configured in AC-coupled mode. 0 = DMI RX is terminated to VSS. 1 = Option not supported.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>The internal pull-down is disabled after PLTRST# de-asserts.</li> <li>If DMI is operating in DC-coupled mode, then DMI RX is terminated to VSS and the value of this strap is ignored by the PCH and does not take effect.</li> <li>This signal is in the Core well.</li> <li>This signal should not be pulled high when strap is sampled.</li> </ol>															
<b>SATA3GP / GPIO37</b>	TLS Confidentiality	Rising edge of PCH_PWROK pin	<p>This signal has a weak internal pull-down. 0 = Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality). 1 = Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>The internal pull-down is disabled after PLTRST# de-asserts.</li> <li>This signal is in the Core well.</li> </ol>															



Table 2-16. Functional Strap Definitions (Sheet 3 of 4)

Signal	Usage	When Sampled	Comment
<b>HDA_SDO</b>	Flash Descriptor Security Override	Rising edge of PCH_PWROK	<p>This signal has a weak internal pull-down.            0 = Enable security measures defined in the Flash Descriptor.            1 = Disable Flash Descriptor Security (<b>override</b>). This strap should only be asserted high using external pull-up in manufacturing/debug environments ONLY.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>The internal pull-down is disabled after PLTRST# de-asserts.</li> <li>Asserting HDA_SDO high on the rising edge of PCH_PWROK will also halt Intel® Management Engine after chipset bring up and disable runtime Intel ME features. This is a debug mode and must not be asserted after manufacturing/debug.</li> <li>This signal is in the Suspend well.</li> </ol>
<b>GPIO33</b>	DMI TX Termination	Rising edge of PCH_PWROK	<p>This signal has a weak internal pull-down.            This signal only takes effect if DMI is configured in DC-coupled mode.            0 = DMI TX is terminated to VSS.            1 = DMI TX is terminated to VCC/2.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>The internal pull-down is disabled after PLTRST# de-asserts.</li> <li>If DMI is operating in AC-coupled mode, then DMI TX is terminated to VCC/2 and the value of this strap does not take effect.</li> <li>This signal is in the Core well.</li> </ol>
<b>INTVRMEN</b>	Integrated VRM Enable	Always	<p>Integrated VRMs is enabled when INTVRMEN is sampled high.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>This signal should be always pull high</li> <li>This signal is in the RTC well.</li> </ol>
<b>GPIO62 / SUSCLK</b>	PLL On-Die Voltage Regulator Enable	Rising edge of RSMRST#	<p>This signal has a weak internal pull-up            0 = Disable PLL On-Die voltage regulator.            1 = Enable PLL On-Die voltage regulator.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>The internal pull-up is disabled after RSMRST# de-assert.</li> <li>This signal is in the Suspend Well.</li> </ol>
<b>DSWVRMEN</b>	Deep Sx Well On-Die Voltage Regulator Enable	Always	<p>This signal does not have an internal resistor; an <b>external resistor is required</b>.</p> <p>0 = Disable Integrated DeepSx Well (DSW) On-Die Voltage Regulator. This mode is only supported for testing environments.            1 = Enable DSW 3.3V-to-1.05V Integrated DeepSx Well (DSW) On-Die Voltage Regulator. This must always be pulled high on production boards.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>This signal is always sampled.</li> <li>This signal is in the RTC well.</li> </ol>
<b>SPKR</b>	No Reboot	Rising edge of PCH_PWROK	<p>The signal has a weak internal pull-down.            0 = Disable "No Reboot" mode.            1 = Enable "No Reboot" mode. (PCH will disable the TCO Timer system reboot feature).</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>The internal pull-down is disabled after PLTRST# de-asserts.</li> <li>The status of this strap is readable using the NO REBOOT bit (Chipset Config Registers: RCBA +Offset 3410h:Bit 5).</li> <li>See Chapter 10 for additional information.</li> <li>This signal is in the Core Well.</li> </ol>



Table 2-16. Functional Strap Definitions (Sheet 4 of 4)

Signal	Usage	When Sampled	Comment
<b>GPIO53</b>	DMI AC Coupling	Rising edge of PCH_PWROK	This Signal has a weak internal pull-up. 0 = Configures DMI for AC coupling mode. 1 = Configures DMI for DC coupling mode. <b>Notes:</b> 1. The internal pull-up is disabled after PLTRST# de-asserts. 2. This signal should be always pull low as PCH only support AC coupling mode. 3. This signal is in the Core well.
<b>GPIO55</b>	Top-Block Swap Override	Rising edge of PCH_PWROK	The signal has a weak internal pull-up.  0 = Enable "Top-Block Swap" mode - PCH will invert A16 for cycles going to the upper two 64 KB blocks in the FWH or appropriate address lines (A16, A17, A18, A19 or A20) as selected in BIOS Boot-Block size soft strap for SPI. 1 = Disable "Top-Block Swap" mode. <b>Notes:</b> 1. The internal pull-up is disabled after PLTRST# de-asserts. 2. Software will not be able to clear the Top-Block Swap bit until the system is rebooted without GNT3# being pulled down. 3. This signal is in the Core well. 4. The status of this strap is readable using the Top-Block Swap bit (Chipset Config Registers: RCBA + Offset 3414h:Bit 0).
<b>MEXP_SMBDATA0</b>	ADR Timer Hold Off	Rising edge of PCH_PWROK	ADR Timer Hold Off is enabled when pulled low prior to PCH_PWROK. <b>Notes:</b> 1. External pull-up resistor is required. 2. This signal is in the Core well.

**Note:** See Section 3.1 for full details on pull-up/pull-down resistors.

**Note:** MEXP\_SMBDATA1 is a test strap and it must be pulled high at the time of PCH\_PWROK. It requires external pull-up resistor.

## 2.16 SMBus Interface

Table 2-17. SM Bus Interface Signals

Name	Type	Description
<b>SMBDATA</b>	I/OD	<b>SMBus Data:</b> External pull-up resistor is required even if no used.
<b>SMBCLK</b>	I/OD	<b>SMBus Clock:</b> External pull-up resistor is required even if no used.
<b>SMBALERT# / GPIO11</b>	I	<b>SMBus Alert:</b> This signal is used to wake the system or generate SMI#. This signal may be used as GPIO11.

## 2.17 MS SMBus Interface

Table 2-18. MS SMBus Interface Signals

Name	Type	Description
<b>MEXP_SMBDATA[2:0]</b>	I/OD	<b>MNGT Expansion SMBUS Data [2:0]:</b> This SMBUS has both Intel® ME and Host Capabilities, but can only be used as a SMBUS Master IF. External pull-up resistor is required even if no used.
<b>MEXP_SMBCLK[2:0]</b>	I/OD	<b>MNGT Expansion SMBUS CLK [2:0]:</b> This SMBUS has both Intel® ME and Host Capabilities, but can only be used as a SMBUS Master IF. External pull-up resistor is required even if no used.

## 2.18 System Management Interface

Table 2-19. System Management Interface Signals

Name	Type	Description
<b>INTRUDER#</b>	I	<b>Intruder Detect:</b> This signal can be set to disable the system if box detected open. This signal's status is readable, so it can be used like a GPI if the Intruder Detection is not needed.
<b>SML0DATA</b>	I/OD	<b>System Management Link 0 Data:</b> SMBus link to BMC or external PHY. External pull-up is required even if no used.
<b>SML0CLK</b>	I/OD	<b>System Management Link 0 Clock:</b> SMBus link to BMC or external PHY. External pull-up is required even if no used.
<b>SML0ALERT#</b> / GPIO60 / MGPI04	O OD	<b>SMLink Alert 0:</b> Output of the integrated LAN controller to external PHY. External pull-up resistor is required. This signal can instead be used as GPIO60.
<b>SML1ALERT#</b> / PCHHOT# /GPIO74 / MGPI08	O OD	<b>SMLink Alert 1:</b> Alert for the ME SMBus controller to optional Embedded Controller or BMC. A soft-strap determines the native function SML1ALERT# or PCHHOT# usage. When soft-strap is 0, function is SML1ALERT#, when soft-strap is 1, function is PCHHOT#. This pin can also be set to function as GPIO74. External pull-up resistor is required on this pin.
<b>SML1CLK</b> / GPIO58 / MGPI011	I/OD	<b>System Management Link 1 Clock:</b> SMBus link to PSU or optional Embedded Controller. External pull-up resistor is required. This signal can instead be used as GPIO58.
<b>SML1DATA</b> / GPIO75 / MGPI012	I/OD	<b>System Management Link 1 Data:</b> SMBus link to PSU or optional Embedded Controller. External pull-up resistor is required. This signal can instead be used as GPIO75.

## 2.19 Serial Peripheral Interface (SPI)

Table 2-20. Serial Peripheral Interface (SPI) Signals

Name	Type	Description
<b>SPI_CLK</b>	O	<b>SPI Clock:</b> SPI clock signal, during idle the bus owner will drive the clock signal low. Supported frequencies are 20 MHz, 33 MHz and 50 MHz.
<b>SPI_CS0#</b>	O	<b>SPI Chip Select 0:</b> Used to select the primary SPI Flash device. Note: this signal cannot be used for any other type of device than SPI Flash.
<b>SPI_CS1#</b>	O	<b>SPI Chip Select 1:</b> Used to select an optional secondary SPI Flash device. Note: only SPI_CS0# is supported in non-Descriptor mode and this signal cannot be used for any other type of device than SPI Flash.
<b>SPI_CS2#</b>	O	<b>SPI Chip Select 2:</b> Used to select the TPM device if it is connected to the SPI interface, it cannot be used for any other type of device than TPM. <b>Note:</b> TPM can be configured through soft straps to operate over LPC or SPI, but no more than one TPM is allowed in the system.
<b>SPI_MOSI</b>	I/O	<b>SPI Master OUT Slave IN:</b> Defaults as a data output pin for PCH in Dual Output Fast Read mode. Can be configured with a soft strap as a bidirectional signal (SPI_IO0) to support the new Dual IO Fast Read, Quad IO Fast Read and Quad Output Fast Read modes.
<b>SPI_MISO</b>	I/O	<b>SPI Master IN Slave OUT:</b> Defaults as a data input pin for PCH in Dual Output Fast Read mode. Can be configured with a soft strap as a bidirectional signal (SPI_IO1) to support the new Dual IO Fast Read, Quad IO Fast Read and Quad Output Fast Read modes.
<b>SPI_IO2</b>	I/O	<b>SPI Data I/O:</b> A bidirectional signal used to support the new Dual IO Fast Read, Quad IO Fast Read and Quad Output Fast Read modes. This signal is not used in Dual Output Fast Read mode.
<b>SPI_IO3</b>	I/O	<b>SPI Data I/O:</b> A bidirectional signal used to support the new Dual IO Fast Read, Quad IO Fast Read and Quad Output Fast Read modes. This signal is not used in Dual Output Fast Read mode.



## 2.20 Manageability Signals

The following signals can be optionally used by Intel® ME supported applications and appropriately configured by Intel® ME firmware. When configured and used as a manageability function, the associated host GPIO functionality is no longer available. If the manageability function is not used in a platform, the signal can be used as a host General Purpose I/O or a native function.

The manageability signals are referred to as Intel ME GPIO pins (MGPIO pins), which are GPIO pins that can be controlled through Intel ME firmware. MGPIO[0:8] are Intel ME firmware recovery mode strap. These signals are inputs to the PCH to force Intel ME to stay in recovery boot loader.

**Table 2-21. Manageability Signals**

Name	Type	Power Well	Description
GPIO24 / <b>MGPIO0</b>	I/O	Suspend	Intel® ME FW Recovery Mode Strap.
SUSWARN# / GPIO30 / <b>MGPIO1</b>	I/O	Suspend	Input to PCH to force Intel® ME to stay in recovery boot loader.
GPIO31 / <b>MGPIO2</b>	I/O	DSW	SMBALERT# signal from PSU to PCH. This signal indicates the PSU may cause a system shutdown due to a momentary loss of AC input voltage or an over-temperature condition. Additionally, this pin can also be used as Intel® ME FW Recovery Mode Strap.
SLP_WLAN# / GPIO29 / <b>MGPIO3</b>	I/O	DSW	Intel® ME FW Recovery Mode Strap. Input to PCH to force Intel® ME to stay in recovery boot loader.
SML0ALERT# / GPIO60 / <b>MGPIO4</b>	I/O	Suspend	
GPIO57 / <b>MGPIO5</b>	I/O	Suspend	
GPIO27 / <b>MGPIO6</b>	I/O	DSW	
GPIO28 / <b>MGPIO7</b>	I/O	Suspend	
SML1ALERT# / PCHHOT# / GPIO74 / <b>MGPIO8</b>	I/O	Suspend	
SATA4GP / GPIO16 / <b>MGPIO9</b>	I/O	Core	Intel® ME purpose GPIO
SATA5GP / GPIO49 / <b>MGPIO10</b>	I/O	Core	Intel® ME purpose GPIO
SML1CLK / GPIO58 / <b>MGPIO11</b>	I/O	Suspend	Intel® ME purpose GPIO
SML1DATA / GPIO75 / <b>MGPIO12</b>	I/O	Suspend	Intel® ME purpose GPIO
<b>MGPIO13</b>	I/O	Core	Intel® ME purpose GPIO
<b>MGPIO14</b>	I/O	Core	Intel® ME purpose GPIO
<b>MGPIO15</b>	I/O	Core	Intel® ME purpose GPIO
<b>MGPIO16</b>	I/O	Core	Intel® ME purpose GPIO
<b>MGPIO17</b>	I/O	Core	Intel® ME purpose GPIO





## 2.21 Power Management Interface

Table 2-22. Power Management Interface Signals (Sheet 1 of 3)

Name	Type	Description
<b>APWROK</b>	I	<b>Active Sleep Well (ASW) Power OK:</b> When asserted, indicates that power to the ASW sub-system is stable.
<b>BMBUSY#</b> / GPIO0	I	<b>Bus Master Busy:</b> Generic bus master activity indication driven into the PCH. Can be configured to set the PM1_STS.BM_STS bit. Can also be configured to assert indications transmitted from the PCH to the processor using the PM_SYNC and PM_SYNC2 pin.
<b>DPWROK</b>	I	<b>DSW Power OK:</b> Power OK Indication for the VccDSW3_3 voltage rail. This input is tied together with RSMRST# on platforms that do not support Deep Sx. This signal is in the RTC well.
<b>DRAMPWROK</b>	OD O	<b>DRAM Power OK:</b> This signal should connect to the processor's SM_DRAMPWROK pin. The PCH asserts this pin to indicate when DRAM power is stable. This pin requires an external pull-up.
<b>LAN_PHY_PWR_CTRL</b> / GPIO12	O	<b>LAN PHY Power Control:</b> LAN_PHY_PWR_CTRL should be connected to LAN_DISABLE_N on the PHY. PCH will drive LAN_PHY_PWR_CTRL low to put the PHY into a low power state when functionality is not needed. <b>Notes:</b> 1. LAN_PHY_PWR_CTRL can only be driven low if SLP_LAN# is de-asserted. 2. Signal can instead be used as GPIO12.
<b>PLTRST#</b>	O	<b>Platform Reset:</b> The PCH asserts PLTRST# to reset devices on the platform (such as SIO, FW, LAN, processor, etc.). The PCH asserts PLTRST# during power-up and when S/W initiates a hard reset sequence through the Reset Control register (I/O port CF9h). The PCH drives PLTRST# active a minimum of 1 ms when initiated through the Reset Control register (I/O port CF9h). <b>Notes:</b> 1. PLTRST# is in the VccSus3_3 well. 2. All CPU PCIe slots and devices should be connected to an independent signal (CPU PCIe RST#) derived from a BIOS controllable GPIO. The reset for the PCH PCIe devices can optionally be derived from another GPIO. The PCH asserts PLTRST# during power-up and when a hard reset sequence is initiated through the CF9h register. The dedicated PCIe reset GPIO(s) should also assert with PLTRST# and independently through BIOS control.
<b>PLTRST_PROC#</b>	O	<b>Platform Reset Processor:</b> A 1.0 V copy of PLTRST# pin. This signal is the main host platform reset and should directly connect to the processor pin PLTRSTIN#. No on-board logic is required to level shift the voltage of this signal.
<b>PWRBTN#</b>	I	<b>Power Button:</b> The Power Button will cause SMI# or SCI to indicate a system request to go to a sleep state. If the system is already in a sleep state, this signal will cause a wake event. If PWRBTN# is pressed for more than 4 seconds, this will cause an unconditional transition (power button override) to the S5 state. Override will occur even if the system is in the S1-S4 states. This signal has an internal pull-up resistor and has an internal 16 ms de-bounce on the input. This signal is in the DSW well.
<b>PCH_PWROK</b>	I	<b>Power OK:</b> When asserted, PCH_PWROK is an indication to the PCH that all of its core power rails have been stable for at least 10 ms. PCH_PWROK can be driven asynchronously. When PWROK is negated, the PCH asserts PLTRST#. <b>Notes:</b> 1. It is required that the power rails associated with PCI/PCIe (typically the 3.3 V, 5 V, and 12 V core well rails) have been valid for 99 ms prior to PWROK assertion in order to comply with the 100 ms PCI 2.3/PCIe* 2.0 specification on PLTRST# de-assertion. 2. PCH_PWROK must not glitch, even if RSMRST# is low.
<b>RI#</b>	I	<b>Ring Indicate:</b> This signal is an input from a modem. It can be enabled as a wake event, and this is preserved across power failures.
<b>RSMRST#</b>	I	<b>Resume Well Reset:</b> This signal is used for resetting the resume power plane logic. This signal must be asserted for at least t201 after the suspend power wells are valid. When de-asserted, this signal is an indication that the suspend power wells are stable.
<b>SLP_A#</b>	O	<b>SLP_A#:</b> Used to control power to the active sleep well (ASW) of the PCH.



Table 2-22. Power Management Interface Signals (Sheet 2 of 3)

Name	Type	Description
<b>SLP_LAN#</b>	O	<b>LAN Sub-System Sleep Control:</b> When SLP_LAN# is de-asserted it indicates that the PHY device must be powered. When SLP_LAN# is asserted, power can be shut off to the PHY device. SLP_LAN# will always be de-asserted in S0 and anytime SLP_A# is de-asserted.
<b>SLP_WLAN# /</b> GPIO29 / MGPIO3	O	<b>WLAN Sub-System Sleep Control:</b> When SLP_WLAN# is asserted, power can be shut off to the external wireless LAN device. SLP_WLAN will always will be de-asserted in S0. <b>Note:</b> The selection between native and GPIO mode is based on a soft strap. The soft strap default is '0', SLP_WLAN# mode. Even though the pin is in the deep sleep well (DSW), the native and GPIO functionality is only available when the SUS well is powered. Set soft strap to '1' to use the GPIO mode.
<b>SLP_S3#</b>	O	<b>S3 Sleep Control:</b> SLP_S3# is for power plane control. This signal shuts off power to all non-critical systems when in S3 (Suspend To RAM), S4 (Suspend to Disk), or S5 (Soft Off) states.
<b>SLP_S4#</b>	O	<b>S4 Sleep Control:</b> SLP_S4# is for power plane control. This signal shuts power to all non-critical systems when in the S4 (Suspend to Disk) or S5 (Soft Off) state. <b>Note:</b> This pin must be used to control the DRAM power in order to use the PCH's DRAM power-cycling feature.
<b>SLP_S5# /</b> GPIO63	O	<b>S5 Sleep Control:</b> SLP_S5# is for power plane control. This signal is used to shut power off to all non-critical systems when in the S5 (Soft Off) states. Pin may also be used as GPIO63.
<b>SLP_SUS#</b>	O	<b>Deep Sx Indication:</b> When asserted (driven low), this signal indicates PCH is in Deep Sx state where internal Sus power is shut off for enhanced power saving. When de-asserted (driven high), this signal indicates exit from Deep Sx state and Sus power can be applied to PCH. If Deep Sx is not supported, then this pin can be left unconnected. This pin is in the DSW power well.
<b>SUSACK#</b>	I	<b>SUSACK#:</b> If Deep Sx is supported, the EC/motherboard controlling logic must change SUSACK# to match SUSWARN# once the EC/motherboard controlling logic has completed the preparations discussed in the description for the SUSWARN# pin. <b>Note:</b> SUSACK# is only required to change in response to SUSWARN# if Deep Sx is supported by the platform. This pin is in the Sus power well.
<b>SUSCLK /</b> GPIO62	O	<b>Suspend Clock:</b> This clock is an output of the RTC generator circuit to use by other chips for refresh clock. Pin may also be used as GPIO62.
<b>SUSWARN# /</b> GPIO30 / MGPIO1	O	<b>SUSWARN#:</b> This pin asserts low when the PCH is planning to enter the Deep Sx power state and remove Suspend power (using SLP_SUS#). The EC/motherboard controlling logic must observe edges on this pin, preparing for SUS well power loss on a falling edge and preparing for SUS well related activity (host/Intel ME wakes and runtime events) on a rising edge. SUSACK# must be driven to match SUSWARN# once the above preparation is complete. SUSACK# should be asserted within a minimal amount of time from SUSWARN# assertion as no wake events are supported if SUSWARN# is asserted but SUSACK# is not asserted. Platforms supporting Deep Sx, but not wishing to participate in the handshake during wake and Deep Sx entry may tie SUSACK# to SUSWARN#. This pin may be multiplexed with a GPIO for use in systems that do not support Deep Sx. Reset type: RSMRST# This signal is multiplexed with GPIO30.
<b>SYS_PWROK</b>	I	<b>System Power OK:</b> This generic power good input to the PCH is driven and utilized in a platform-specific manner. While PCH_PWROK always indicates that the core wells of the PCH are stable, SYS_PWROK is used to inform the PCH that power is stable to some other system component(s) and the system is ready to start the exit from reset.
<b>SYS_RESET#</b>	I	<b>System Reset:</b> This pin forces an internal reset. The PCH will perform a graceful reset. Under normal condition, it will wait up to 200ms before forcing a reset on the system. The 16ms debounce timer can be bypassed via PCH soft strap 20.



Table 2-22. Power Management Interface Signals (Sheet 3 of 3)

Name	Type	Description
WAKE#	I/OD	<b>PCI Express* Wake Event in Sx:</b> Input Pin in Sx. Sideband wake signal on PCI Express asserted by components requesting wake up. Output Pin during S0: Communicates OBFF state to PCIe endpoint devices.
ADR_COMPLETE	0	<b>Asynchronous DRAM Refresh Complete:</b> The ADR_COMPLETE is used as indication to platform logic that ADR has completed based on timer expiration. ADR_COMPLETE assertion will trigger the "SAVE#" pin on the NVDIMM.

## 2.22 Power and Ground Signals

Table 2-23. Power and Ground Signals (Sheet 1 of 2)

Name	Description
DCPRTC	<b>Decoupling:</b> This signal is for RTC decoupling only. This signal requires decoupling.
DCPSST	<b>Decoupling:</b> Internally generated 1.5 V powered off of Suspend Well. This signal requires decoupling. Decoupling is required even if this feature is not used.
DCPSUS1	1.05 V Suspend well power is supplied by internal VRs and this pin should be left as no connect.
DCPSUS2	1.05 V Suspend well power for USB 2.0. This power is supplied by internal VRs and this pin should be left as no connect.
DCPSUS3	1.05 V Suspend well power for USB 3.0. This power is supplied by internal VRs and this pin should be left as no connect.
DCPSUSBYP	<b>Decoupling:</b> This signal is for decoupling internally generated 1.05 V Deep Sx only.
VCC	1.05 V supply for core well logic. This power may be shut off in S3, S4, S5 or G3 states.
VCC3_3	3.3 V supply for core well I/O buffers.
VCCST3_3	Special timing 3.3V supply.
VCCASW	1.05 V supply for the Active Sleep Well. Provides power to the Intel® ME and integrated LAN. This plane must be on in S0 and other times the Intel ME or integrated LAN is used.
VCCRTC	3.3 V (can drop to 2.0 V min. in G3 state) supply for the RTC well. This power is not expected to be shut off unless the RTC battery is removed or completely drained. <b>Note:</b> Implementations should not attempt to clear CMOS by using a jumper to pull VccRTC low. Clearing CMOS can be done by using a jumper on RTCRST# or GPI.
VCCIO	1.05 V supply for I/O buffers. This power may be shut off in S3, S4, S5, Deep Sx or G3 states.
VCCSUS3_3	3.3 V supply for suspend well I/O buffers. This power may be shut off in Deep Sx or G3 state.
VCCSUSHDA	Suspend supply for Intel® HD Audio. This pin can be either 1.5 or 3.3 V.
VCCVRM	1.5 V supply for internal VRMs. This power may be shut off in S3, S4, S5, Deep Sx or G3 states.
VSS	Ground.
VCCCLK3_3	3.3 V Analog power supply for internal clock PLL. This power may be shut off in S3, S4, S5, Deep Sx or G3 states.
VCCAUSBPLL	1.05 V Analog power supply for USB PLL. This power may be shut off in S3, S4, S5, Deep Sx or G3 states.
V_PROC_IO	1.05 V (or 0.95V) supply for processor interface signals. This power may be shut off in S3, S4, S5, Deep Sx, or G3 states.
VCCDSW3_3	3.3 V supply for Deep Sx wells. If platform does not support Deep Sx then tie to VCCSus3_3.



Table 2-23. Power and Ground Signals (Sheet 2 of 2)

Name	Description
VCCSPI	3.3 V supply for SPI Controller Logic. This rail must be powered when VccASW is powered. <b>Note:</b> This rail can be optionally powered on 3.3 V Suspend power (VCCSus3_3) based on platform needs.
VCCCLK	1.05 V Analog power supply for internal clock PLL. This power may be shut off in S3, S4, S5, Deep Sx or G3 states.

## 2.23 Thermal Signals

Table 2-24. Thermal Signals

Signal Name	Type	Description
PWM[3:0]	OD O	<b>Fan Pulse Width Modulation Outputs:</b> Pulse Width Modulated duty cycle output signals used for fan control. When controlling a 3-wire fan, this signal controls a power transistor that, in turn, controls power to the fan. When controlling a 4-wire fan, this signal is connected to the "Control" signal on the fan. The polarity of this signal is programmable. These signals are 3.3 V tolerant.
TACH0 / GPIO17 TACH1 / GPIO1 TACH2 / GPIO6 TACH3 / GPIO7 TACH4 / GPIO68 TACH5 / GPIO69 TACH6 / GPIO70 TACH7 / GPIO71	I	<b>Fan Tachometer Inputs:</b> Tachometer pulse input signal that is used to measure fan speed. This signal is connected to the "Sense" signal on the fan. Can instead be used as a GPIO.
SST	I/O	<b>Simple Serial Transport:</b> Single-wire, serial bus. Connect to SST compliant devices such as SST thermal sensors or voltage sensors.
PECI	I/O	<b>Platform Environment Control Interface:</b> Single-wire, serial bus.
TD_IREF	I	<b>Internal Reference Voltage:</b> Thermal sensor low-cap analog reference bias current. This should be connected to Vss (ground) using an external resistor of 8.2 K $\Omega$ .

## 2.24 Miscellaneous Signals

Table 2-25. Miscellaneous Signals (Sheet 1 of 2)

Name	Type	Description
INTVRMEN	I	<b>Internal Voltage Regulator Enable:</b> When pulled high, this signal enables the internal 1.05 V regulators for the Suspend well in the PCH. This signal must remain asserted for the VRMs to behave properly (no glitches allowed). This signal must be always pulled-up to VCCRTC through 390K ohm resistor recommended.
DSWVRMEN	I	<b>Deep Sx Well Internal Voltage Regulator Enable:</b> This signal enables the internal DSW 1.05 V regulators and must be always pulled-up to VCCRTC.
SPKR	O	<b>Speaker:</b> The SPKR signal is the output of counter 2 and is internally "ANDed" with Port 61h Bit 1 to provide Speaker Data Enable. This signal drives an external speaker driver device, which in turn drives the system speaker. Upon PLTRST#, its output state is 0. <b>Note:</b> SPKR is sampled as a functional strap. There is a weak integrated pull-down resistor on SPKR pin.

Table 2-25. Miscellaneous Signals (Sheet 2 of 2)

Name	Type	Description
<b>RTCRST#</b>	I	<p><b>RTC Reset:</b> When asserted, this signal resets register bits in the RTC well.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>1. Unless CMOS is being cleared (only to be done in the G3 power state), the RTCRST# input must always be high when all other RTC power planes are on.</li> <li>2. In the case where the RTC battery is dead or missing on the platform, the RTCRST# pin must rise before the DPWR0K pin.</li> </ol>
<b>SRTRCRST#</b>	I	<p><b>Secondary RTC Reset:</b> This signal resets the manageability register bits in the RTC well when the RTC battery is removed.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>1. The SRTRCRST# input must always be high when all other RTC power planes are on.</li> <li>2. In the case where the RTC battery is dead or missing on the platform, the SRTRCRST# pin must rise before the RSMRST# pin.</li> </ol>
SML1ALERT#/ <b>PCHHOT#</b> / GPIO74 / MGPIO8	OD	<p><b>PCHHOT#:</b> This signal is used to indicate a PCH temperature out of bounds condition to an external EC, when PCH temperature is greater than value programmed by BIOS. An external pull-up resistor is required on this signal.</p> <p><b>Note:</b> A soft-strap determines the native function SML1ALERT# or PCHHOT# usage. When soft-strap is 0, function is SML1ALERT#, when soft-strap is 1, function is PCHHOT#.</p>
GPIO35 / <b>NMI#</b>	OD O	<p><b>Non-Maskable Interrupt#:</b> This is an NMI event indication to an external controller (such as a BMC) on platforms. When operating as NMI event indication pin function (enabled when "NMI SMI Event Native GPIO Enable" soft strap [PCHSTRP9:bit 16] is set to 1), the pin is OD (open drain).</p>
GPIO20 / <b>SMI#</b>	OD O	<p><b>System Management Interrupt#:</b> This is an SMI event indication to an external controller (such as a BMC) on platforms. When operating as SMI event indication pin function (enabled when "NMI SMI Event Native GPIO Enable" soft strap [PCHSTRP9:bit 16] is set to 1), the pin is OD (open drain).</p>
<b>PME#</b>	I/OD	<p><b>PCI Power Management Event:</b> PCI peripherals drive PME# to wake the system from low-power states S1–S5. PME# assertion can also be enabled to generate an SCI from the S0 state. In some cases the PCH may drive PME# active due to an internal wake event. The PCH will not drive PME# high, but it will be pulled up to VccSus3_3 by an internal pull-up resistor.</p> <p>PME# is still functional and can be used with PCI legacy mode on platforms using a PCIe-to-PCI bridge. Downstream PCI devices would need to have PME# routed from the connector to the PCH PME# pin.</p>
<b>CGC_DUT_DETECT_N</b>	O	<p><b>PCH Device Detection:</b> Output signal indicates device presence. There are four device detect pins, where NC_DUT_DETECT_1/2/3 are floating (No Connection) and CGC_DUT_DETECT_N is pulled down to VSS. CGC_DUT_DETECT_N is used for indication of PCH presence.</p>



## 2.25 Testability Signals

Table 2-26. Testability Signals

Name	Type	Description
JTAG_TCK	I	<b>Test Clock Input (TCK):</b> The test clock input provides the clock for the JTAG test logic.
JTAG_TMS	I	<b>Test Mode Select (TMS):</b> The signal is decoded by the Test Access Port (TAP) controller to control test operations.
JTAG_TDI	I	<b>Test Data Input (TDI):</b> Serial test instructions and data are received by the test logic at TDI.
JTAG_TDO	OD	<b>Test Data Output (TDO):</b> TDO is the serial output for test instructions and data from the test logic defined in this standard.

**Note:** JTAG Pin definitions are from IEEE Standard Test Access Port and Boundary-Scan Architecture (IEEE Std. 1149.1-2001).

## 2.26 Reserved / Test Pins

Table 2-27. Reserved and Test Pins (Sheet 1 of 2)

Name	Pin	Description
Reserved	B26	<b>Intel Reserved Pin:</b> Must have a pull up resistor to VCC3_3. Standard resistor value in the range of 4.7K $\Omega$ to 15K $\Omega$ , ok.
Reserved	V12	<b>Intel Reserved Pin:</b> Must have a pull down resistor to GND. Standard resistor value in the range of 10K $\Omega$ .
Reserved	V10	<b>Intel Reserved Pin:</b> Must have a pull down resistor to GND. Standard resistor value in the range of 10K $\Omega$ .
Reserved	F34	<b>Intel Reserved Pin:</b> Leave as No Connect (float, no breakout necessary).
Reserved	BA6	<b>Intel Reserved Pin:</b> Leave as No Connect (float, no breakout necessary).
Reserved	AW6	<b>Intel Reserved Pin:</b> Leave as No Connect (float, no breakout necessary).
NCTF/TP	V6	<b>Intel Reserved Pin:</b> Leave as No Connect (float, no breakout necessary).
NCTF/TP	V7	<b>Intel Reserved Pin:</b> Leave as No Connect (float, no breakout necessary).
NCTF/TP	N49	<b>Intel Reserved Pin:</b> Leave as No Connect (float, no breakout necessary).
NCTF/TP	AG9	<b>Intel Reserved Pin:</b> Leave as No Connect (float, no breakout necessary).
NCTF/TP	AG10	<b>Intel Reserved Pin:</b> Leave as No Connect (float, no breakout necessary).
NCTF/TP	AH46	<b>Intel Reserved Pin:</b> Leave as No Connect (float, no breakout necessary).
NCTF/TP	A33	<b>Intel Reserved Pin:</b> Leave as No Connect (float, no breakout necessary).
NCTF/TP	N15	<b>Intel Reserved Pin:</b> Leave as No Connect (float, no breakout necessary).
NCTF/TP	N14	<b>Intel Reserved Pin:</b> Leave as No Connect (float, no breakout necessary).
NCTF/TP	BA34	<b>Intel Reserved Pin:</b> Leave as No Connect (float, no breakout necessary).




Table 2-27. Reserved and Test Pins (Sheet 2 of 2)

Name	Pin	Description
NCTF/TP	BC34	<b>Intel Reserved Pin:</b> Leave as No Connect (float, no breakout necessary).
NCTF/TP	BA7	<b>Intel Reserved Pin:</b> Leave as No Connect (float, no breakout necessary).
NCTF/TP	AW7	<b>Intel Reserved Pin:</b> Leave as No Connect (float, no breakout necessary).
NCTF/TP	BJ45	<b>Intel Reserved Pin:</b> Leave as No Connect (float, no breakout necessary).
NCTF/TP	BH45	<b>Intel Reserved Pin:</b> Leave as No Connect (float, no breakout necessary).
NCTF/TP	BC7	<b>Intel Reserved Pin:</b> Leave as No Connect (float, no breakout necessary).
NCTF/TP	BD7	<b>Intel Reserved Pin:</b> Leave as No Connect (float, no breakout necessary).

§





## 3 PCH Pin States

### 3.1 Integrated Pull-Ups and Pull-Downs

Table 3-1. Integrated Pull-Up and Pull-Down Resistors (Sheet 1 of 2)

Signal	Resistor Type	Nominal	Notes
USB2[p/n][13:0] [P,N]	Pull-down	15K	4
SATA1GP/GPIO19	Pull-up	20K	3, 19, 22
SATA[3:2]GP/GPIO[37:36]	Pull-down	20K	3, 19
SATA4GP/GPIO16,SATA5GP/GPIO49	Pull-up	20K	3, 5
GPIO35/NMI#	Pull-up	20K	3, 6, 22
USB3[T/R][p/n] [6:1]	Pull-down	15K	
HDA_SDI[3:0],HDA_SYNC,HDA_SDO	Pull-down	15K	2, 11
SPI_CLK, SPI_CS[2:0]#	Pull-up	20K	3, 21
SPI_MOSI	Pull-up or Pull-down	20K	3, 20
SPI_MISO, SPI_IO[3:2]	Pull-up	20K	3, 7
PECI	Pull-down	350	16
LAD[3:0]#,LDRQ0#,LDRQ1#/GPIO23	Pull-up	20K	3
TACH[7:0]/GPIO[71:68,7,6,1,17]	Pull-up	20K	3, 17, 22
SST	Pull-down	10K	3, 15, 22
PWRBTN#	Pull-up	20K	3
SUSCLK/GPIO62	Pull-up	20K	3, 10, 22
WAKE#	Pull-down	20K	3, 14
GPIO31	Pull-down	20K	3, 14
SUSACK#	Pull-up	20K	2
GPIO8	Pull-up	20K	3, 10
SPKR	Pull-down	20K	3, 19
GPIO27	Pull-up	20K	3, 14, 18
GPIO51/GSXDOOUT, GPIO53/GSXDIN	Pull-up	20K	3, 19, 22
GPIO55	pull-up	15K	2, 19, 22
PME#	Pull-up	20K	3
CLKOUT_PCI[4:0]	Pull-down	20K	1, 9
CLKOUTFLEX[3:0]/GPIO[67:64]	Pull-down	20K	1, 9
GPIO20/SMI#	Pull-up	20K	3, 8, 22
GPIO44	Pull-up	20K	3, 10
GPIO46	Pull-up	20K	3, 10
JTAG_TDI, JTAG_TMS	Pull-up	20K	1, 12
JTAG_TCK	Pull-down	20K	3, 12
GPIO72	Pull-up	20K	3
GPIO33	Pull-down	15K	2, 19, 22



**Table 3-1. Integrated Pull-Up and Pull-Down Resistors (Sheet 2 of 2)**

Signal	Resistor Type	Nominal	Notes
PET/R p/n[8:1], USB3T/R p/n[6:1], SATAT/R p/n [6:1], sSATAT/R p/n [3:0]	Pull-up or Pull-down	50	
DMI_TX/RX p/n[3:0]	Pull-up or Pull-	50	

**Notes:**

1. Simulation data shows that these resistor values can range from 10 kΩ to 40 kΩ.
2. Simulation data shows that these resistor values can range from 9 kΩ to 50 kΩ.
3. Simulation data shows that these resistor values can range from 15 kΩ to 40 kΩ.
4. Simulation data shows that these resistor values can range from 14.25 kΩ to 24.8 kΩ.
5. GPIO16 has two native functions – the 1st native function (SATAP4\_PCIE1\_SELECT) is selected if the Flex IO soft strap SATAP4\_PCIE1\_MODE = 11b and takes precedence over any other assignments to this pin (i.e. if this is selected, writes to GPIO\_USE\_SEL are ignored). If SATAP4\_PCIE1\_MODE is not set to 11b, the GPIO\_USE\_SEL register can be used to select the 2nd native function (SATA4GP) or GPIO functionality. Setting SATAP4\_PCIE1\_MODE = 11b also enables an internal pull up resistor in this pin to allow Flexible I/O selection of SATA Port 4 or PCIe Port 1 to be done based on the type of card installed (If sampled value = 1, select SATA; if sampled value = 0, select PCIe). The same behavior is true of pin SATA5GP/GPIO49 when the soft strap SATAP5\_PCIE2\_MODE = 11b. Soft straps are handled through FITC.
6. When operating as NMI# event indication pin function, the pin is open drain but the PCH provides an internal pull up to ensure the pin does not float.
7. This signal has a weak internal pull-up that always on.
8. When operating as SMI# event indication pin function, the pin is open drain but the PCH provides an internal pull up to ensure the pin does not float.
9. The pull down is disabled after the pins are driven strongly to logic 0 when PWROK is asserted.
10. The pull-up or pull-down on this signal is disabled after RSMRST# de-asserts. This pin is not a functional strap.
11. The internal pull-down on HDA\_SYNC and HDA\_SDO are enabled during reset.
12. External termination is also required on these signals for JTAG enabling.
13. Termination resistors may be present if signal is enabled (that is, related port is not disabled). These resistors appear to be strong pull downs or pull ups on the signals.
14. Internal pull down resistor may be enabled in Deep Sx mode based on DSX\_CFG configuration bit, as follows: '1' (pin will be driven by platform in Deep Sx) -> Z; - '0' (pin will NOT be driven by platform in Deep Sx) -> Internal pull-down. Refer to DSX\_CFG register (RCBA+3334h) for more details.
15. When the interface is in BUS IDLE, the Internal Pull-down of 10 kΩ is enabled. In normal transmission, a 400 Ω pull-down takes effect, the signal will be overridden to logic 1 with pull-up resistor (37 Ω) to VCC 1.5 V.
16. This is a 350-Ω normal pull-down, signal will be overridden to logic 1 with pull-up resistor (31 Ω) to VCC 1.05 V.
17. Pull-ups are only enabled when pins are used as TACH.
18. External pull-up if Intel wired LAN is present (pull up to SUS/DSW based on deepest wake on LAN support desired).
19. The pull-up or pull-down on this signal is disabled after PLTRST# de-asserts.
20. Signal is tri-stated with a weak pull-up resistor when APWROK is de-asserted and tri-stated with a weak pull-down resistor when APWROK and PLTRST# are both asserted.
21. Signals are tri-stated with weak pull-up resistors when APWROK is de-asserted. SPI\_CS1# remains tri-stated with a weak pull-up resistor when APWROK and PLTRST# are both asserted.
22. Check signal descriptions for functionalities.

## 3.2 Output and I/O Signals Planes and States

Table 3-2 shows the power plane associated with the output and I/O signals, as well as the state at various times. Within the table, the following terms are used:

"DL"	PCH drives low.
"DH"	PCH drives high.
"IPU"	Internal pull-up.
"IPD"	Internal pull-down.
"T"	Toggleing or signal is transitioning because function not stopping
"High-Z"	Tri-state. PCH not driving the signal high or low.
"Off"	The power plane is off; PCH is not driving when configured as an output or sampling when configured as an input.



**Note:** Pin state within table assumes interfaces are idle and default pin configuration for different power states.

Signal levels are the same in S3, S4 and S5, except as noted.

In general, PCH suspend well signal states are indeterminate and undefined and may glitch prior to RSMRST# de-assertion.

PCH core well signal states are indeterminate and undefined and may glitch prior to PCH\_PWROK assertion. However, this does not apply to THRMTRIP# as this signal is determinate and defined prior to PCH\_PWROK assertion.

DSW indicates PCH Deep Sx Well. This state provides a few wake events and critical context to allow system to draw minimal power in S3, S4 or S5 states. In general, PCH DSW signal states are indeterminate, undefined and may glitch prior to DPWROK assertion. The signals that are determinate and defined prior to DPWROK assertion will have note added as a reference.

ASW indicates PCH Active Sleep Well. This power well contains functionality associated with active usage models while the host system is in Sx.

**Table 3-2. Output Signals - Power Plane and States (Sheet 1 of 4)**

Signal Name	Power Plane	During Reset <sup>18</sup>	Immediately after Reset <sup>18</sup>	S3/S4/S5	Deep Sx
<b>USB Interface</b>					
USB2p/n[13:0]	Suspend	IPD	IPD	IPD	Off
USB3Tp/n[4:3] <sup>17</sup> USB3Tp/n[6:5,2:1]	Suspend	IPD <sup>1</sup>	IPD <sup>1</sup>	S3 High-Z S4 and S5 Off	Off
USBRBIAS	Suspend	High-Z	High-Z	Off	Off
<b>PCI Express*</b>					
PETp/n[2:1] <sup>17</sup>	Suspend	IPD <sup>1</sup>	IPD <sup>1</sup>	S3 Off S4 and S5 Off	Off
PETp/n[8:3]	Core	IPD <sup>1</sup>	IPD <sup>1</sup>	Off	Off
<b>SATA Interface</b>					
SATA_TXp/n[3:0] sSATA_TXp/n[3:0]	Core	IPU <sup>1</sup>	IPU <sup>1</sup>	Off	Off
SATA_TXp/n[5:4] <sup>17</sup>	Core	IPU <sup>1</sup>	IPU <sup>1</sup>	Off	Off
SATALED#, sSATALED	Core	High-Z	High-Z	Off	Off
SCLOCK/GPIO22, sSCLOCK	Core	High-Z	High-Z	Off	Off
SLOAD/GPIO38, sSLOAD	Core	High-Z	High-Z	Off	Off
SDATAOUT[1:0]/ GPIO[48,39], sSDATAOUT[1:0]	Core	High-Z	High-Z	Off	Off



**Table 3-2. Output Signals - Power Plane and States (Sheet 2 of 4)**

Signal Name	Power Plane	During Reset <sup>18</sup>	Immediately after Reset <sup>18</sup>	S3/S4/S5	Deep Sx
<b>Clocking Signals</b>					
CLKOUT_ITPXD_P/N	Core	T (platform dependent)	T (platform dependent)	Off	Off
CLKOUT_DMI_P0, CLKOUT_DMI_N0	Core	T (platform dependent)	T (platform dependent)	Off	Off
CLKOUT_DMI_P[1:0], CLKOUT_DMI_N[1:0]	Core	T	T	Off	Off
CLKOUT_PCIE_P[7:0], CLKOUT_PCIE_N[7:0]	Core	T	T	Off	Off
CLKOUT_PCI[4:0]	Core	T	T	Off	Off
CLKOUTFLEX[3:0]/ GPIO[67:64]	Core	T (platform dependent)	T (platform dependent)	Off	Off
XTAL25_OUT	Core	High-Z	High-Z	Off	Off
<b>Interrupts</b>					
SERIRQ	Core	High-Z	High-Z	Off	Off
PIRQ[A:D]#	Core	High-Z	High-Z	Off	Off
PIRQ[H:E]#/ GPIO[5:2]	Core	High-Z	High-Z	Off	Off
<b>Processor Interface</b>					
PROCPWRGD	Core	DL	DH	Off	Off
PM_SYNC, PM_SYNC2	Core	DL	DL	Off	Off
<b>DMI</b>					
DMI_TXP/N[3:0]	Core	IPD <sup>1,16</sup>	IPD <sup>1,16</sup>	Off	Off
<b>Intel® High Definition Audio Interface</b>					
HDA_RST# <sup>2</sup>	Suspend	DL	DL	DL	Off
HDA_SYNC <sup>18</sup>	Suspend	IPD	IPD	IPD	Off
HDA_BCLK <sup>2</sup>	Suspend	DL	DL	DL	Off
HDA_SDO <sup>3,18</sup>	Suspend	IPD	IPD	IPD	Off
<b>LPC Interface</b>					
LAD[3:0]	Core	IPU	IPU	Off	Off
LFRAME#	Core	DH	DH	Off	Off
<b>Non-Multiplexed GPIO Signals</b>					
GPIO8	Suspend	IPU	DH	DH	Off
GPIO13					
GPIO15 <sup>3</sup>	Suspend	DL	DL	DL	Off
GPIO18	Core	High-Z	High-Z	Off	Off
GPIO24	Suspend	DL	DL	DL	Off
GPIO[25, 26]	Suspend	High-Z	High-Z	High-Z	Off
GPIO28 <sup>4</sup>	Suspend	DL	DL	DL	Off
GPIO[34, 32]	Core	DH	DH	Off	Off



Table 3-2. Output Signals - Power Plane and States (Sheet 3 of 4)

Signal Name	Power Plane	During Reset <sup>18</sup>	Immediately after Reset <sup>18</sup>	S3/S4/S5	Deep Sx
GPIO33 <sup>3</sup>	Core	DH	DH	Off	Off
GPIO[47:44]	Suspend	High-Z	High-Z	High-Z	Off
GPIO[53, 51]	Core	IPU	DH	Off	Off
GPIO55 <sup>3</sup>	Core	IPU	DL	DL	Off
GPIO61 <sup>4</sup>	Suspend	DL	DH <sup>13</sup>	DL	Off
GPIO72					
GPIO73					
<b>SMBus Interface</b>					
SMBCLK, SMBDATA	Suspend	High-Z	High-Z	High-Z	Off
MEXP_SMBCLK[2:0]	Core	High-Z	High-Z	Off	Off
MEXP_SMBDATA[1,0]	Core	IPU	IPU	Off	Off
MEXP_SMBDATA2	Core	High-Z	High-Z	Off	Off
<b>System Management Interface</b>					
SML0DATA	Suspend	High-Z	High-Z	High-Z	Off
SML0CLK	Suspend	High-Z	High-Z	High-Z	Off
<b>SML0ALERT#</b> /GPIO60	Suspend	High-Z	High-Z	High-Z	Off
<b>SML1DATA</b> /GPIO75	Suspend	High-Z	High-Z	High-Z	Off
<b>SML1CLK</b> /GPIO58	Suspend	High-Z	High-Z	High-Z	Off
<b>SML1ALERT#</b> /PCHHOT#/ GPIO74/MGPIO8	Suspend	High-Z	High-Z	High-Z	Off
<b>SPI Interface</b>					
SPI_CLK	ASW	DL <sup>6</sup>	DL	DL	Off
SPI_CS0#	ASW	DH <sup>6</sup>	DH	DH	Off
SPI_CS1#	ASW	IPU <sup>6</sup>	DH	DH	Off
SPI_CS2#	ASW	DH <sup>6</sup>	DH	DH	Off
SPI_MOSI	ASW	IPD <sup>7</sup>	DL	DL	Off
SPI_MISO	ASW	IPU <sup>8</sup>	IPU	IPU	Off
SPI_IO2	ASW	IPU <sup>8</sup>	IPU	IPU	Off
SPI_IO3	ASW	IPU <sup>8</sup>	IPU	IPU	Off



**Table 3-2. Output Signals - Power Plane and States (Sheet 4 of 4)**

Signal Name	Power Plane	During Reset <sup>18</sup>	Immediately after Reset <sup>18</sup>	S3/S4/S5	Deep Sx
<b>Power Management</b>					
DRAMPWROK	Suspend	DL	High-Z	S3 High-Z, S4 and S5 DL	Off
<b>LAN_PHY_PWR_CTRL/</b> GPIO12	DSW	DL	DL	DL	DL
PLTRST#	Suspend	DL	DH	DL	Off
PLTRST_PROC#	Core	DL	DH	DL	Off
SLP_A# <sup>4, 5</sup>	DSW	DL	DH	DH	DL
SLP_LAN# <sup>4</sup>	DSW	DL	DL	DL/DH <sup>9</sup>	DL/DH <sup>9</sup>
<b>SLP_WLAN#</b> <sup>4</sup> /GPIO29	DSW	DL	DL	DL/DH <sup>9</sup>	DL/DH <sup>9</sup>
SLP_S3#	DSW	DL	DH	DL	DL
SLP_S4#	DSW	DL	DH	S3 DH, S4 and S5 DL	DL/DH <sup>10</sup>
<b>SLP_S5#</b> /GPIO63	Suspend	DL	DH	S3 and S4 DH, S5 DL	DL
SLP_SUS# <sup>4</sup>	DSW	DL	DH	DH	DL
<b>SUSCLK</b> /GPIO62 <sup>3</sup>	Suspend	IPU	T	T	Off
<b>SUSWARN#</b> /GPIO30 <sup>4, 12</sup>	Suspend	DL	DL	DL	Off <sup>15</sup>
ADR_COMPLETE	Suspend	DL/DH <sup>20</sup>	Off	DL/DH/Off <sup>20</sup>	Off
<b>Thermal Signals</b>					
PWM[3:0]	Core	DL	DL	Off	Off
SST	Suspend	DL <sup>13</sup>	DL <sup>13</sup>	DL <sup>13</sup>	Off
PECI	Core	DL <sup>19</sup>	DL <sup>19</sup>	Off	Off
<b>Miscellaneous Signals</b>					
SPKR <sup>3</sup>	Core	IPD	DL	Off	Off
SML1ALERT#/PCHHOT#/GPIO74/MGPIO8	Suspend	High-Z	High-Z	High-Z	Off
GPIO35/NMI# <sup>4</sup>	Core	IPU	IPU	Off	Off
JTAG_TDO	Suspend	High-Z	High-Z	High-Z	Off
<b>GSXCLK</b> /GPIO50	Core	IPD	IPD	Off	Off
<b>GSXDOUT</b> /GPIO51 <sup>3</sup>	Core	IPU	DH	Off	Off
<b>GSXSLOAD</b> /GPIO52	Core	IPD	IPD	Off	Off
<b>GSXDIN</b> /GPIO53 <sup>3</sup>	Core	IPU	DH	Off	Off
<b>GSXSRESET#</b> /GPIO54	Core	IPD	IPD	Off	Off

**Note:**

1. This is a Strong Pull Low.
2. The internal pull-down on HDA\_BCLK and HDA\_RST# are enabled when PWROK is de-asserted. When GCTL.CRST# bit is set, the pin will start to toggle.
3. This signal is sampled as a functional strap. Refer to Functional straps definition table for usage.
4. The pin requires glitch-free output power sequence. The pad should only be pulled low momentary when the corresponding buffer power supply is not stable.
5. The state of signals in S3-S5 will be defined by Intel ME Policies.
6. Signals are tri-stated with weak pull-up resistors when APWROK is de-asserted. SPI\_CS1# remains tri-stated with a weak pull-up resistor when APWROK and PLTRST# are both asserted.



7. Signal is tri-stated with a weak pull-up resistor when APWROK is de-asserted and tri-stated with a weak pull-down resistor when APWROK and PLTRST# are both asserted.
8. Always tri-stated with a weak pull-up resistor.
9. Based on wake events and ME state.
10. When the platform enters DeepSx, the pin will retain the value it held prior to DeepSx entry.
11. Driven High after PWROK rises.
12. Based on wake events and ME state. If the system supports DeepSx, then subsequent boots will default to SUSWARN# mode.
13. When Interface is in BUS IDLE, internal pull-down of 10k ohms is enabled. In normal transmission, a 400 ohm pull-down takes effect, the signal will be overridden to logic 1 with pull-up resistor (37 ohms) to 1.5V.
14. Depending on the platform usage, the default is terminated to VSS. DMI\_RX\* pins terminated value are determined by vccdmirxterm pin. For AC coupling mode, DMI\_TX\* pins are terminated to VCC/2 and DMI\_RX\* pins are terminated to VSS. DMI AC coupling mode is only supported in PCH.
15. OFF if DeepSx supported else not available.
16. The states of signals on Core and processor power planes are evaluated at the times during PLTRST# and immediately after PLTRST#. The states of the Suspend signals are evaluated at the times during RSMRST# and Immediately after RSMRST#, with an exception to GPIO signals; refer to [Section 2.13](#) for more details on GPIO state after reset. The states of the HDA signals are evaluated at the times During HDA\_RST# and Immediately after HDA\_RST#.
17. The Flexible I/O port follows the properties of the selected technology.
18. The internal pull-down on HDA\_SYNC and HDA\_SDO is enabled after reset.
19. This is a 350 ohm normal pull-down, the signal will be overridden to logic 1 with pull-up resistor (31 ohms) to 1.05V.
20. If ADR is enabled and ADR event occurs, the pin is driven to a 1 until cleared by firmware.

### 3.3 Input and I/O Signals Planes and States

Table 3-3 shows the power plane associated with the input and I/O signals, as well as the state at various times. Within the table, the following terms are used:

"IPU"	Internal pull-up.
"IPD"	Internal pull-down.
"T"	Toggleing or signal is transitioning because function not stopping.
"High-Z"	Tri-state. PCH not driving the signal high or low.
"Off"	The power plane is off; PCH is not driving when configured as an output or sampling when configured as an input.

**Note:** Pin state within table assumes interfaces are idle and default pin configuration for different power states.

Signal levels are the same in S3, S4 and S5, except as noted.

In general, PCH suspend well signal states are indeterminate and undefined and may glitch prior to RSMRST# de-assertion.

PCH core well signal states are indeterminate and undefined and may glitch prior to PCH\_PWROK assertion. However, this does not apply to THRMTRIP# as this signal is determinate and defined prior to PCH\_PWROK assertion.

DSW indicates PCH Deep Sx Well. This state provides a few wake events and critical context to allow system to draw minimal power in S3, S4 or S5 states. In general, PCH DSW signal states are indeterminate, undefined and may glitch prior to DPWROK assertion. The signals that are determinate and defined prior to DPWROK assertion will have note added as a reference.

ASW indicates PCH Active Sleep Well. This power well contains functionality associated with active usage models while the host system is in Sx.





**Table 3-3. Input Signals - Power Plane and States (Sheet 1 of 3)**

Signal Name	Power Plane <sup>15</sup>	During Reset	Immediately after Reset	S3/S4/S5	Deep Sx
<b>USB Interface</b>					
USB2p/n[13:0]	Suspend	IPD	IPD	IPD	Off
USB3Rp/n[4:3] <sup>12</sup> USB3Rp/n[6:5,2:1]	Suspend	IPD <sup>1,2</sup>	IPD <sup>1,2</sup>	S3 IPD <sup>1,2</sup> S4 and S5 Off	Off
<b>OC0#</b> /GPIO59, <b>OC1#</b> /GPIO40, <b>OC2#</b> /GPIO41, <b>OC3#</b> /GPIO42, <b>OC4#</b> /GPIO43, <b>OC5#</b> /GPIO9, <b>OC6#</b> /GPIO10, <b>OC7#</b> /GPIO14	Suspend	High-Z	High-Z	High-Z	Off
USBRBIAS#	Suspend	High-Z	High-Z	Off	Off
<b>PCI Express</b>					
PERp/n[2:1] <sup>12</sup>	Suspend	IPD <sup>4</sup>	IPD <sup>4</sup>	Off	Off
PERp/n[8:3]	Core	IPD <sup>4</sup>	IPD <sup>4</sup>	Off	Off
PCIE_RCOMP	Core	High-Z	High-Z	Off	Off
PCIE_IREF	Core	High-Z	High-Z	Off	Off
<b>SATA Interface</b>					
SATA_RXP/N[3:0] sSATA_RXP/N[3:0]	Core	IPD <sup>2</sup>	IPD <sup>2</sup>	Off	Off
SATA_RXP/N[5:4] <sup>12</sup>	Core	IPD <sup>2</sup>	IPD <sup>2</sup>	Off	Off
SATA_RCOMP sSATA_RCOMP	Core	High-Z	High-Z	Off	Off
SATA_IREF sSATA_IREF	Core	High-Z	High-Z	Off	Off
SATA0GP / GPIO21	Core	High-Z	High-Z	Off	Off
SATA1GP/GPIO19	Core	IPU	High-Z	Off	Off
SATA[3:2]GP/ GPIO[37:36]	Core	IPD	High-Z	Off	Off
SATA4GP/GPIO16	Core	High-Z	High-Z	Off	Off
SATA5GP/GPIO49	Core	High-Z	High-Z	Off	Off
sSATA[3:0]GP	Core	High-Z	High-Z	Off	Off
<b>Clock Interface</b>					
CLKIN_CPY_N, CLKIN_CPY_P	Core	High-Z	High-Z	Off	Off
CLKIN_SATA_N, CLKIN_SATA_P	Core	High-Z	High-Z	Off	Off
CLKIN_sSATA_N, CLKIN_sSATA_P	Core	High-Z	High-Z	Off	Off
CLKIN_DOT96_N, CLKIN_DOT96_P	Core	High-Z	High-Z	Off	Off
XTAL25_IN	Core	High-Z	High-Z	Off	Off
CLKIN_PCILoopBACK	Core	High-Z	High-Z	Off	Off
REFCLK14IN	Core	IPD	IPD	Off	Off
DIFFCLK_BIASREF	Core	High-Z	High-Z	Off	Off
ICLK_IREF	Core	High-Z	High-Z	Off	Off



Table 3-3. Input Signals - Power Plane and States (Sheet 2 of 3)

Signal Name	Power Plane <sup>15</sup>	During Reset	Immediately after Reset	S3/S4/S5	Deep Sx
<b>Processor Interface</b>					
RCIN#	Core	High-Z	High-Z	Off	Off
THRMTRIP#	Core	High-Z	High-Z	Off	Off
<b>Interrupt Interface</b>					
SERIRQ	Core	High-Z	High-Z	Off	Off
PIRQ[D:A]#	Core	High-Z	High-Z	Off	Off
<b>PIRQ[H:E]#/GPIO[5:2]</b>	Core	High-Z	High-Z	Off	Off
<b>DMI</b>					
DMI_RXP[3:0], DMI_RXN[3:0]	Core	IPD <sup>2,14</sup>	IPD <sup>2,14</sup>	Off	Off
DMI_RCOMP	Core	High-Z	High-Z	Off	Off
DMI_IREF	Core	High-Z	High-Z	Off	Off
<b>Intel® High Definition Audio Interface</b>					
HDA_SDI[3:0]	Suspend	IPD	IPD	IPD	Off
<b>LPC Interface</b>					
LAD[3:0]	Core	IPU	IPU	Off	Off
LDRQ0#	Core	IPU	IPU	Off	Off
<b>LDRQ1#/GPIO23</b>	Core	IPU	IPU	Off	Off
<b>Non-Multiplexed GPIO Signals</b>					
GPIO13	Suspend	High-Z	High-Z	High-Z	Off
GPIO27	DSW	High-Z	High-Z	High-Z	High-Z / IPD <sup>6</sup>
GPIO31	DSW	DL / High-Z <sup>6</sup>	High-Z	High-Z	High-Z
GPIO34	Core	High-Z	High-Z	Off	Off
GPIO44	Suspend	IPU	High-Z	High-Z	Off
GPIO45	Suspend	High-Z	High-Z	High-Z	Off
GPIO46	Suspend	IPU	High-Z	High-Z	Off
GPIO47	Suspend	High-Z	High-Z	High-Z	Off
GPIO56	Suspend	High-Z	High-Z	High-Z	Off
GPIO57	Suspend	DL	High-Z	High-Z	Off
GPIO72	DSW	IPU	IPU	IPU	High-Z
<b>SMBus Interface</b>					
SMBCLK, SMBDATA	Suspend	High-Z	High-Z	High-Z	Off
<b>SMBALERT#/GPIO11</b>	Suspend	High-Z	High-Z	High-Z	Off
MEXP_SMBCLK[2:0]	Core	High-Z	High-Z	Off	Off
MEXP_SMBDATA[1,0]	Core	IPU	IPU	Off	Off
MEXP_SMBDATA2	Core	High-Z	High-Z	Off	Off
<b>System Management Interface</b>					
INTRUDER#	RTC	High-Z	High-Z	High-Z	High-Z
SML0DATA	Suspend	High-Z	High-Z	High-Z	High-Z
SML0CLK	Suspend	High-Z	High-Z	High-Z	High-Z
<b>SML1DATA/GPIO75</b>	Suspend	High-Z	High-Z	High-Z	High-Z
<b>SML1CLK/GPIO58</b>	Suspend	High-Z	High-Z	High-Z	High-Z



**Table 3-3. Input Signals - Power Plane and States (Sheet 3 of 3)**

Signal Name	Power Plane <sup>15</sup>	During Reset	Immediately after Reset	S3/S4/S5	Deep Sx
<b>SPI Interface</b>					
SPI_MOSI	ASW	IPD <sup>6</sup>	DL	DL	Off
SPI_MISO	ASW	IPU <sup>7</sup>	IPU	IPU	Off
SPI_IO2	ASW	IPU <sup>7</sup>	IPU	IPU	Off
SPI_IO3	ASW	IPU <sup>7</sup>	IPU	IPU	Off
<b>Power Management</b>					
APWROK	Suspend	High-Z	High-Z	High-Z	Off
DPWROK	RTC	High-Z	High-Z	High-Z	High-Z
PWRBTN#	DSW	IPU	IPU	IPU	IPU
PCH_PWROK	RTC	High-Z	High-Z	High-Z	High-Z
RI#	Suspend	High-Z	High-Z	High-Z	Off
RSMRST#	RTC	High-Z	High-Z	High-Z	High-Z
SUSACK#	Suspend	IPU	IPU	IPU	Off
SYS_PWROK	Suspend	High-Z	High-Z	High-Z	Off
SYS_RESET#	Core	High-Z	High-Z	Off	Off
WAKE#	DSW	High-Z	High-Z	High-Z	High-Z / IPD <sup>6</sup>
<b>Thermal Signals</b>					
TACH0/GPIO17 TACH1/GPIO1 TACH2/GPIO6 TACH3/GPIO7 TACH4/GPIO68 TACH5/GPIO69 TACH6/GPIO70 TACH7/GPIO71	Core	High-Z (GPIO) IPU (TACH)	High-Z (GPIO) IPU (TACH)	Off	Off
SST	Suspend	DL <sup>10</sup>	DL <sup>10</sup>	DL <sup>10</sup>	Off
PECI	Core	DL <sup>11</sup>	DL <sup>11</sup>	Off	Off
TD_IREF	Core	Analog	Analog	Off	Off
<b>Miscellaneous Signals</b>					
INTVRMEN <sup>2</sup>	RTC	High-Z	High-Z	High-Z	High-Z
DSWVRMEN	RTC	High-Z	High-Z	High-Z	High-Z
RTRCRST#	RTC	High-Z	High-Z	High-Z	High-Z
SRTCRST#	RTC	High-Z	High-Z	High-Z	High-Z
PME#	Suspend	IPU	IPU	IPU	Off
<b>JTAG Interface</b>					
JTAG_TCK	Suspend	IPD	IPD	IPD	Off
JTAG_TMS	Suspend	IPU	IPU	IPU	Off
JTAG_TDI	Suspend	IPU	IPU	IPU	Off


**Note:**

1. USB3 Rx pins transition from High-Z to IPD during Reset.
2. This is a Strong Pull Low.
3. Signals must be shared between ports. There are only 8 OC# signals and 14 USB ports.
4. PCIe Rx pins transition from High-Z to IPD during Reset.
5. GPIO13 is located in the HDA Suspend well. It can only be used if VccsusHDA is powered.
6. Pull-down is configurable; refer to DSX\_CFG register (RCBA+3334h) for more details.
7. Always tri-stated with a weak pull-up resistor.
8. Signal is tri-stated with a weak pull-up resistor when APWROK is de-asserted and tri-stated with a weak pull-down resistor when APWROK and PLTRST# are both asserted.
9. Pin defaults to Native function upon power up. A USB3Px\_PCIEPx\_MODE soft strap determines if the native mode is USB3P\* select or TACH native function. If the USB3Px\_PCIEPx\_MODE soft strap is "11" then the pin native function is



- USB3P\*, else it is TACH. The USB3P\*# pins shall not glitch or drive (i.e. momentarily change to output) during any of the GPIO and/or native function mode transition. If the USB3Px\_PCIEPx\_MODE soft strap is not set to "11", then it is the requirement of the USB3 controller, to ignore the USB3P\*# pin.
10. When interface is in BUS IDLE status, internal pull-down of 10k ohms is enabled. In normal transmission, a 400 ohms pull-down takes effect, the signal will be overridden to logic 1 with pull-up resistor (37ohms) to 1.5V.
  11. This is a 350 ohm normal pull-down, the signal will be overridden to logic 1 with pull-up resistor (31 ohms) to 1.05V.
  12. The Flexible I/O port follows the properties of the selected technology.
  13. The power well depends on whether the PCIe port is being multiplexed with USB3 (suspend) or with SATA (core).
  14. Depending on the platform usage, if termination is set to VSS then the signal is low. For AC coupling mode, DMI\_TX\* pins are terminated to VCC/2 and DMI\_RX\* pins are terminated to VSS. DMI AC coupling mode is only supported in PCH.
  15. During power states transition, a GPIO signal configuration retains if the power plane it resides keeps powered on. For example, GPIO46 is in suspend power plane, if it is configured as output high in S0, then the configuration will retain if the system transfers from S0 to S5. The configuration will be lost if system enters DeepSx state.







## 4 System Clock Domains

The PCH can provide a complete system clocking solution through Integrated Clocking. Should integrated clocks not provide enough 100 MHz differential output clocks, then a mode known as PCH Hybrid is available to increase the number of 100 MHz differential clocks. If this is not desired, then a discrete external clocking solution for the platform can be used. Therefore, Intel® C612 Chipset can provide three operational modes which are Native isCLK Mode, External Clocking Mode and PCH Hybrid Mode. The Intel® X99 Chipset only supports Native isCLK Mode.

PCH based platforms require several single-ended and differential clocks to synchronize signal operation and data propagation system-wide between interfaces, and across clock domains. In Native isCLK Mode, all the system clocks will be provided by the PCH from a 25 MHz crystal generated clock input. For PCH Hybrid mode, the PCH will be the equivalent of a CK420BQ, but external buffers like a DBx00Z or DBx00ZL will drive the 100 MHz differential clocks to the platform. Finally, in external clocking mode all the system clocks are generated by external components on the baseboard.

The output signals from PCH are:

- Thirteen 100 MHz differential sources for PCI Express\* and CPU clocks. All meet PCIe 3.0 specifications.
- One 100 MHz differential clock for XDP/ITP (PCIe\* 3.0 specification compliant)
- Five 33 MHz single-ended source for other devices (One of these is reserved as loopback clock)
- Four flexible single-ended outputs that can be used for 14.318/24/33/48 MHz for legacy platform functions, discrete graphics devices, external USB controllers, etc.

### 4.1 Platform Clocking Requirements for Native is CLK Mode

Providing a platform-level clocking solution uses three system components:

- The PCH
- 25 MHz crystal source
- 32 KHz RTC oscillator

Table 4-1 shows the system clock input to PCH. Table 4-2 shows system clock outputs generated by PCH.

**Table 4-1. PCH Clock Inputs (Sheet 1 of 2)**

Clock Domain	Frequency	Usage Description
<b>CLKIN_DOT96_P</b> <b>CLKIN_DOT96_N</b>	96 MHz	Unused. Tied each signal to GND through a 10 K $\Omega$ resistor when Native isCLK mode is enabled.
<b>CLKIN_SATA_P</b> <b>CLKIN_SATA_N</b>	100 MHz	Unused. Tied each signal to GND through a 10 K $\Omega$ resistor when Native isCLK mode is enabled.
<b>CLKIN_sSATA_P</b> <b>CLKIN_sSATA_N</b>	100 MHz	Unused. Tied each signal to GND through a 10 K $\Omega$ resistor when Native isCLK mode is enabled.
<b>CLKIN_CPY_P</b> <b>CLKIN_CPY_N</b>	100 MHz	Unused. Tied each signal to GND through a 10 K $\Omega$ resistor when Native isCLK mode is enabled.
<b>CLKIN_PCILOOPBACK</b>	33 MHz	33 MHz clock feedback input to reduce skew between PCH PCI clock and clock observed by connected PCI devices. This signal must be connected to one of the pins in the group <b>CLKOUT_PCI[4:0]</b>



Table 4-1. PCH Clock Inputs (Sheet 2 of 2)

Clock Domain	Frequency	Usage Description
REFCLK14IN	14.31818 MHz	Unused. Tied each signal to GND through a 10 KΩ resistor when Native isCLK mode is enabled.
RTCX1	32 KHz	Crystal for Real Time Clock (RTC). Provides clock in SX mode.
XTAL25_IN	25 MHz	Crystal input source used by PCH.

Table 4-2. PCH Clock Outputs

Clock Domain	Frequency	Spread Spectrum	Usage
CLKOUT_PCI[4:0]	33 MHz	Yes	Single Ended 33 MHz outputs to PCI connectors/devices. One of these signals must be connected to <b>CLKIN_PCIOLOOPBACK</b> to function as a PCI clock loopback. This allows skew control for variable lengths of <b>CLKOUT_PCI[4:0]</b> .
CLKOUT_DMI_P[1,0], CLKOUT_DMI_N[1,0]	100 MHz	Yes	100 MHz PCIe* 3.0 specification compliant differential outputs. These can be used for both CPU Bclks and PCIe devices.
CLKOUT_GPB_PCIE_P[2:0], CLKOUT_GPB_PCIE_N[2:0]	100 MHz	Yes	100 MHz PCIe* 3.0 specification compliant differential output. These clocks have similar characteristics. These clocks are for being used with PCIe devices and slots
CLKOUT_PCIE_P[7:0], CLKOUT_PCIE_N[7:0]	100 MHz	Yes	100 MHz PCIe* 3.0 specification compliant differential output. These clocks have similar characteristics. These can be used as Bclks and clocks to PCIe devices & slots.
CLKOUT_ITPXD_P, CLKOUT_ITPXD_N	100 MHz	Yes	Used as 100 MHz Clock to processor XDP/ITP on the platform.
CLKOUTFLEX0/ GPIO64 CLKOUTFLEX1/ GPIO65, CLKOUTFLEX2/ GPIO66 CLKOUTFLEX3/ GPIO67	33 MHz / 14.318 MHz /48 MHz / 24 MHz	No	33 MHz, 48/24 MHz or 14.318 MHz outputs for various platform devices such as PCI/LPC or SIO/EC devices.
SPI_CLK	17.86 MHz/ 31.25 MHz/50 MHz	No	Drive SPI devices connected to the PCH. Generated by the PCH.
RTCX2	32 KHz	No	Crystal for Real Time Clock (RTC). Provides clock in SX mode.
XTAL25_OUT	25 MHz	No	Crystal output source used by PCH.





## 4.2 Platform Clocking Requirements for PCH Hybrid Mode

In a platform configuration where PCH does not have enough 100 MHz clock outputs to support the number of CPU and PCIe devices that are in the platform, PCH Hybrid mode can be used. In the PCH Hybrid mode, the internal clock generator in PCH is still used, but a limited number of 100 MHz clocks are sent through DBx00Z buffers to provide the necessary number of clocks.

Providing a platform-level clocking solution requires four system components:

- The Intel® C610 Series Chipset
- 25 MHz crystal source
- 32 KHz RTC oscillator
- DBx00Z or DBx00ZL

The number of DBx00Z or DBx00ZL buffers varies. If the number of 100 MHz clocks needed only slightly exceeds what PCH can provide in Native isCLK mode, then a single DB1900Z can be used to provide all the clocks to the system. In four socket CPUs, or configurations where the components that need 100 MHz clocks are widely dispersed, then more than one buffer may be needed.

**Table 4-3. PCH Clock Input**

Clock Domain	Frequency	Usage description
<b>CLKIN_DOT96_P</b> <b>CLKIN_DOT96_N</b>	96 MHz	Unused. Tied each signal to GND through a 10 K $\Omega$ resistor when PCH Hybrid Mode is enabled.
<b>CLKIN_SATA_P</b> <b>CLKIN_SATA_N</b>	100 MHz	Unused. Tied each signal to GND through a 10 K $\Omega$ resistor when PCH Hybrid Mode is enabled.
<b>CLKIN_sSATA_P</b> <b>CLKIN_sSATA_N</b>	100 MHz	Unused. Tied each signal to GND through a 10 K $\Omega$ resistor when PCH Hybrid Mode is enabled.
<b>CLKIN_CPY_P</b> <b>CLKIN_CPY_N</b>	100 MHz	Connect to 100 MHz clock coming from DBx00Z that provides BCLKs to CPU0
<b>CLKIN_PCILoopback</b>	33 MHz	33 MHz clock feedback input to reduce skew between PCH PCI clock and clock observed by connected PCI devices. This signal must be connected to one of the pins in the group <b>CLKOUT_PCI[4:0]</b>
<b>REFCLK14IN</b>	14.31818 MHz	Unused. Tied each signal to GND through a 10 K $\Omega$ resistor when PCH Hybrid Mode is enabled.
<b>RTCX1</b>	32 KHz	Crystal for Real Time Clock (RTC). Provides clock in SX mode.
<b>XTAL25_IN</b>	25 MHz	Crystal input source used by PCH.

**Table 4-4. PCH Clock Output**

Clock Domain	Frequency	Spread Spectrum	Usage
<b>CLKOUT_PCI[4:0]</b>	33 MHz	Yes	Single Ended 33 MHz outputs to PCI connectors/devices. One of these signals must be connected to <b>CLKIN_PCILOOPBACK</b> to function as a PCI clock loopback. This allows skew control for variable lengths of <b>CLKOUT_PCI[4:0]</b> .
<b>CLKOUT_DMI_P[1,0]</b> <b>CLKOUT_DMI_N[1,0]</b>	100 MHz	Yes	Provide inputs to DBx00Z buffers
<b>CLKOUT_GPB_PCIE_P[2:0]</b> <b>CLKOUT_GPB_PCIE_N[2:0]</b>	100 MHz	Yes	
<b>CLKOUT_PCIE_P[7:0]</b> <b>CLKOUT_PCIE_N[7:0]</b>	100 MHz	Yes	Can be used as inputs to extra DBx00Z buffers
<b>CLKOUT_ITPXD_P</b> <b>CLKOUT_ITPXD_N</b>	100 MHz	Yes	Primarily used as 100 MHz Clock to processor XDP/ITP on the platform.
<b>CLKOUTFLEX0/ GPIO64</b> <b>CLKOUTFLEX1/ GPIO65</b> <b>CLKOUTFLEX2/ GPIO66</b> <b>CLKOUTFLEX3/ GPIO67</b>	33 MHz / 14.318 MHz /48 MHz / 24 MHz	No	33 MHz, 48/24 MHz or 14.318 MHz outputs for various platform devices such as PCI/LPC or SIO/EC devices.
<b>SPI_CLK</b>	17.86 MHz/ 31.25 MHz/50 MHz	No	Drive SPI devices connected to the PCH. Generated by the PCH.
<b>RTCX2</b>	32 KHz	No	Crystal for Real Time Clock (RTC). Provides clock in SX mode.
<b>XTAL25_OUT</b>	25 MHz	No	Crystal output source used by PCH.

### 4.3 Platform Clocking Requirements for External Clocking

Providing a platform-level clocking solution uses four system components i:

- The Intel® C610 Series Chipset
- 32 KHz RTC oscillator
- 25 MHz crystal source
- CK420BQ Clock chip and required support circuitry
- DBx00Z or DBx00ZL

Table 4-5 shows the system clock input to PCH. Table 4-6 shows system clock outputs generated by PCH. Figure 4-1 shows the high level block diagram of PCH External Clocking Mode.

**Table 4-5. PCH Clock Inputs (Sheet 1 of 2)**

Clock Domain	Frequency	Usage description
<b>CLKIN_DOT96_P</b> <b>CLKIN_DOT96_N</b>	96 MHz	96 MHz differential reference clock from CK420BQ. Use for USB2, HD audio, GbE and xHCI frame timer.
<b>CLKIN_SATA_P</b> <b>CLKIN_SATA_N</b>	100 MHz	100 MHz differential reference clock from CK420BQ, used for SATA.
<b>CLKIN_sSATA_P</b> <b>CLKIN_sSATA_N</b>	100 MHz	100 MHz differential reference clock from CK420BQ, used for sSATA.




Table 4-5. PCH Clock Inputs (Sheet 2 of 2)

<b>CLKIN_CPY_P</b> <b>CLKIN_CPY_N</b>	100 MHz	100 MHz differential reference clock from CK420BQ, used for DMI, USB3 and PCIe. Connect to 100 MHz clock coming from DBx00Z that provides BCLKs to CPU0
<b>CLKIN_PCILoopBACK</b>	33 MHz	33 MHz Legacy PCI reference clock.
<b>REFCLK14IN</b>	14.31818 MHz	single-ended 14.318181 MHz Reference clock from CK420BQ. Used for 8254 Timer, ACPI Timer and HPET.
<b>RTCX1</b>	32 KHz	Crystal for Real Time Clock (RTC). Provides clock in SX mode.
<b>XTAL25_IN</b>	25 MHz	Crystal input source used by PCH.

Table 4-6. Clock Outputs

<b>Clock Domain</b>	<b>Frequency</b>	<b>Spread Spectrum</b>	<b>Usage</b>
<b>CLKOUT_PCI[4:0]</b>	33 MHz	N/A	Unused. Board to route clocks directly between external clock source and devices.
<b>CLKOUT_DMI_P[1,0]</b> <b>CLKOUT_DMI_N[1,0]</b>	100 MHz	N/A	Unused. Board to route clocks directly between external clock source and devices.
<b>CLKOUT_GPB_PCIE_P[2,0]</b> <b>CLKOUT_GPB_PCIE_N[2,0]</b>	100 MHz	N/A	Unused. Board to route clocks directly between external clock source and devices.
<b>CLKOUT_PCIE_P[7:0]</b> <b>CLKOUT_PCIE_N[7:0]</b>	100 MHz	N/A	Unused. Board to route clocks directly between external clock source and devices.
<b>CLKOUT_ITPXD_P</b> <b>CLKOUT_ITPXD_N</b>	100 MHz	N/A	Unused. Board to route clocks directly between external clock source and devices.
<b>CLKOUTFLEX0/ GPIO64</b> <b>CLKOUTFLEX1/ GPIO65</b> <b>CLKOUTFLEX2/ GPIO66</b> <b>CLKOUTFLEX3/ GPIO67</b>	33 MHz / 14.318 MHz /48 MHz / 24 MHz	N/A	Clocking functions is unused, but can be used as GPIOs
<b>SPI_CLK</b>	17.86 MHz/ 31.25 MHz/50 MHz	No	Drive SPI devices connected to the PCH. Generated by the PCH.
<b>RTCX2</b>	32 KHz	No	Crystal for Real Time Clock (RTC). Provides clock in SX mode.
<b>XTAL25_OUT</b>	25 MHz	No	Crystal output source used by PCH.

Figure 4-1. Conceptual PCH High-Level Clock Diagram (External Clocking Mode)





## 4.4 Functional Blocks

The PCH has one main PLL in which its output is divided down through Modulators and Dividers to provide great flexibility in clock source selection, configuration, and better power management.

Table 4-7 describes the PLLs on the PCH and the clock domains that are driven from the PLLs.

**Table 4-7. PCH PLLs**

PLL	Outputs <sup>1</sup>	Description/Usage
XCK_PLL	Four 2.7 GHz outputs 90° apart. Outputs are routed to each of the Spread Modulator blocks before hitting the various dividers and the other PLLs to provide clocks to all of the I/O interface logic. Also provides 5.4 GHz and 2.7 GHz CMOS outputs for use by various dividers to create non-spread output clocks.	Main Reference PLL. Always enabled in Integrated Clocking mode. Resides in core power well and is not powered in S3 and below states.

**Notes:**

1. Indicates the source clock frequencies driven to other internal logic for delivering functionality needed. Does not indicate external outputs
2. Powered in sub-S0 states by a Suspend well Ring oscillator.

Table 4-8 provides a basic description of the available spread modulators. The spread modulators each operate on the XCK PLL's 2.7 GHz outputs. Spread Spectrum tuning and adjustment can be made on the fly without a platform reboot using specific programming sequence to the clock registers.

**Table 4-8. Modulator Blocks**

Modulator	Description
MOD1	Reserved
MOD2	Reserved
MOD3	Used for spread modulation (and adaptive clocking) on 100MHz clock to CPU BCLK (CLKOUT_DMI), DMI, PCIe, USB 3.0, SATA, sSATA, Single Ended 33Mhz, and Thermal Sensor
MOD4	Reserved
MOD5	Reserved
MOD6	Used for fine grain frequency synthesis of 96Mhz non-spread clock to USBPLL and PCH logic. 48/24 MHz to Flex Clocks are further derived from 96 MHz output.
MOD7	Used for fine grain frequency synthesis of 14.318 MHz non-spread clock to Flex Clocks and PCH logic

## 4.5 Clock Configuration Access Overview

The PCH provides increased flexibility of host equivalent configurability of clocks, using Intel® Server Platform Service FW (SPS 3.0) and AMT (ME9).

In the Intel® SPS FW assisted configuration mode, Control settings for PLLs, Spread Modulators and other clock configuration registers will be handled by the Intel® ME engine. The parameters to be loaded will reside in the Intel® ME data region of the SPI Flash device. BIOS would only have access to the register set through a set of Intel® MEI commands to the Intel® ME.



## 4.6 Clock Configuration

Clocking is controlled using the soft straps in PCHSTRP17, bits 7, 1, and 0. Bit 1 is used to determine if clocking is determined using a hard strap for test purposes, or using soft straps. If soft straps is selected, then bit 0 determines if integrated clocks are used or if external clocking is used. Finally, if integrated clock is selected, then bit 7 determines if native isCLK mode is used or PCH hybrid clocking is used.

CLKOUTFLEX[3:0] are multiplexed with GPIO[67:64]. PCHSTRP20 bit 27 sets the default value of GPIO\_USE\_SEL for the GPIOs associated with the flex clocks. If a pin is selected as flex clock output, Intel Manageability FW is used to configure its clock frequency. BIOS can use GPIO\_USE\_SEL to reclaim some flex clocks if not needed and revert them to GPIOs, when the PCHSTRP20 bit 27 indicated flex clocks. The CLKOUTFLEX[3:0] default to the following. CLKOUTFlex[0] = nonfunctional, CLKOUTFLEX [1] = 14.318 MHz, CLKOUTFLEX[2] = nonfunctional and CLKOUTFLEX[3] = 48MHz.

The CLKOUTFLEX pins have restrictions on how they are configured. The rules are:

1. If CLKOUTFLEX1 must be used as a clock, only run it at 14 MHz. Do not use CLKOUTFLEX1 as a single-ended clock if possible. Disable this output. It is acceptable to use CLKOUTFLEX1 as a GPIO.
2. Do not use more than 2 CLKOUTFLEX outputs to drive the same frequency.
3. CLKOUTFLEX2 and CLKOUTFLEX3 must drive the same single ended frequency or one of them must be disabled. If driving the same frequency on two CLKOUTFLEX outputs, it is recommended to put the common frequency on CLKOUTFLEX2 and CLKOUTFLEX3. This will ensure compliance with this rule and rule #2.


It is intuitively obvious that in Native isCLK and PCH Hybrid, the Manageability FW is used to configure the internal clocks. What is not necessarily obvious is the same thing needs to be done even when you are running external clock mode. The majority of the configuring is done to turn off outputs and shut down internal modulators to reduce power consumption and EMI impact of high frequency signals at the balls of the chip.



## 4.7 Power up and down sequencing

The following two diagrams show a relational view of when clocks are enabled or disabled on powering up and powering down.

**Figure 4-2. S3/S4/S5/G3 to S0**



On power up, the two major power/reset signals that bound the clocks are PCH\_PWROK and PROCPWRGD.


Prior to PCH\_PWROK the CLKOUT\_PCI and CLKOUT\_FLEX signals will be weakly pulled down to GND. When PCH\_PWROK goes high then these signals are initially strongly driven to ground, but all clocks are guaranteed to be valid prior to PROCPWRGD.

All clocks must start off cleanly. There can not be any short or runt pulses. The P channels of the 100 MHz clocks will all start off in unison (within the error of clock to clock skew). Likewise for the N channels of the 100 MHz clocks. The CLKOUT\_PCI 33 MHz clocks will also operate the same way. However, the CLKOUT\_FLEX clocks can be variable in this manner. If they are programmed to be 33 MHz clocks, then they have the same requirement. If the outputs are programmed to be different frequencies, there is no requirement for them to start off at the same time. They still, however, must start off cleanly.

Finally, all clocks are guaranteed to be valid prior to PROCPWRGD.



Figure 4-3. S0 to S3/S4/S5/G3



On leaving the S0 state, there is one more external signal that bounds the clock activates past PCH\_PWROK and PROCPWRGD, and that is SLP\_S3#

PROCPWRGD going low starts the internal logic to turn off all the core power clocks. These clocks are cleanly driven low and held there. Again, no runt pulses. All clocks will be low and held there prior to SLP\_S3# going active. When PCH\_PWROK goes low as a result of SLP\_S3# going low, then the CLKOUT\_FLEX[3:0] and CLKOUT\_PCI[4:0] will transition from a strongly gated low to a weakly gated low.

§



# 5 Functional Description

This chapter describes the functions and interfaces of the PCH.

## 5.1 Flexible I/O

PCH implements Flexible I/O, an architecture to allow some high speed signals to be configured as PCIe, USB 3.0 or SATA signals per IO needs on a platform. There are 22 differential pairs that are split between the three interfaces. Among them, 4 differential pairs are multiplexed: 2 multiplexed differential pairs can be configured to be used as PCIe port 1, 2 or USB3 port 3, 4, and the other 2 differential pairs can be configured to be used as PCIe port 1, 2 or SATA port 4, 5. Figure 5-1 below illustrates how the signals are utilized for Flexible I/O.

The Flexible I/O is configured through soft straps. Refer to the latest PCH SPI Programming Guide Application Note for more detail on the soft strap. These Flexible I/O ports can be configured in any way as allowed by the soft strap, provided that the max number of PCIe ports does not exceed 8.

**Note:** Specifically for the multiplexed differential signal pairs between SATA and PCIe, the corresponding soft straps provide an option to select desired ports via GPIO16 and GPIO49. If a GPIO is chosen to select the desired port, the GPIO value needs to be valid at PLTRST# de-assertion and must be maintained without change while PLTRST# remains de-asserted.

**Figure 5-1. Flexible IO - High Speed Signal Mapping with PCIe\*, USB 3.0\*, and SATA Ports**

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22				
Fixed Signals				Muxed Signals		Fixed Signals						Muxed Signals		Fixed Signals			Fixed Signals								
USB3 1	USB3 2	USB3 5	USB3 6	PCIe 1	USB3 3	PCIe 2	USB3 4	PCIe 3	PCIe 4	PCIe 5	PCIe 6	PCIe 7	PCIe 8	SATA 4	PCIe 1	SATA 5	PCIe 2	SATA 0	SATA 1	SATA 2	SATA 3	SSATA 0	SSATA 1	SSATA 2	SSATA 3

- Notes:**
1. USB3Tp3/USB3Tn3 and USB3Rp3/USB3Rn3 signals are multiplexed with PETp1/PETn1 and PERp1/PERn1 signals respectively.
  2. USB3Tp4/USB3Tn4 and USB3Rp4/USB3Rn4 signals are multiplexed with PETp2/PETn2 and PERp2/PERn2 signals respectively.
  3. SATA\_TXP4/SATA\_TXN4 and SATA\_RXP4/SATA\_RXN4 signals are multiplexed with PETp1/PETn1 and PERp1/PERn1 signals respectively.
  4. SATA\_TXP5/SATA\_TXN5 and SATA\_RXP5/SATA\_RXN5 signals are multiplexed with PETp2/PETn2 and PERp2/PERn2 signals respectively.
  5. The total number of PCIe ports on the platform must not exceed 8. System designer needs to take this into account when configuring the flexible IO on the platform.

## 5.2 Direct Media Interface (DMI)

Direct Media Interface (DMI) is the chip-to-chip connection between the processor and the PCH. This high-speed interface integrates advanced priority-based servicing allowing for concurrent traffic and true isochronous transfer capabilities. Base functionality is completely software transparent permitting current and legacy software to operate normally.

To provide for true isochronous transfers and configurable Quality of Service (QoS) transactions, the PCH supports two virtual channels on DMI—VC0 and VC1. These two channels provide a fixed arbitration scheme where VC1 is always the highest priority. VC0 is the default conduit of traffic for DMI and is always enabled. VC1 must be specifically enabled and configured at both ends of the DMI link (that is, the PCH and processor).

Configuration registers for DMI, virtual channel support, and DMI active state power management (ASPM) are in the RCRB space in the Chipset Config Registers (Chapter 10).

A hardware strap is used to configure DMI in AC coupled mode, see Section 2.15 for details.

### 5.2.1 PCI Bus Interface

PCI Bus Interface is not available on the PCH.

### 5.2.2 PCI Legacy Mode

**Note:**

Since new generation PCH is not going to support the PCI functionality, to continue the specification is by using PCIe-to-PCI bridges as the requiring method to enable external PCI I/O devices. To be able to use PCIe\*-to-PCI bridges and attached legacy PCI devices, the PCH provides PCI Legacy Mode. PCI Legacy Mode allows both the PCI Express\* root port and PCIe\*-to-PCI bridge look like subtractive PCI-to-PCI bridges. This allows the PCI Express root port to subtractively decode and forward legacy cycles to the bridge, and the PCIe\*-to-PCI bridge continues forwarding legacy cycles to downstream PCI devices. Software must ensure that only one PCH device is enabled for Subtractive decode at a time.

## 5.3 PCI Express\* Root Ports (D28:F0,F1,F2,F3,F4,F5, F6, F7)

There are eight root ports available in the PCH. The root ports are compliant to the PCI Express 2.0 specification running at 5.0 GT/s. The ports all reside in Device 28, and take Function 0 – 7. Port 1 is Function 0, Port 2 is Function 1, Port 3 is Function 2, Port 4 is Function 3, Port 5 is Function 4, Port 6 is Function 5, Port 7 is Function 6, and Port 8 is Function 7.

**Note:**

This section assumes the default PCI Express Function Number-to-Root Port mapping is used. Function numbers for a given root port are assignable through the Root Port Function Number and Hide for PCI Express Root Ports register (RCBA+404h).

**Note:**


Access Control Services (ACS)/Alternate Routing ID (ARI) are not supported on the PCI Express root ports. Devices connected to these ports may not support direct assignment for Single Root I/O Virtualization (SR-IOV)



### 5.3.1 Supported PCIe\* Port Configurations

PCI Express Root Ports 1–4 or Ports 5–8 can independently be configured as four x1s, two x2s, one x2 and two x1s, or one x4 port widths, as shown in [Figure 5-2](#).

**Figure 5-2. PCI Express\* Supported Port Configurations**



Function disable is covered in [Section 10.1.62, “FD—Function Disable Register”](#) on page 305.

### 5.3.2 Interrupt Generation

The root port generates interrupts on behalf of Hot-Plug and power management events, when enabled. These interrupts can either be pin based, or can be MSIs, when enabled.

When an interrupt is generated using the legacy pin, the pin is internally routed to the PCH interrupt controllers. The pin that is driven is based upon the setting of the chipset configuration registers. Specifically, the chipset configuration registers used are the D28IP (Base address + 310Ch) and D28IR (Base address + 3146h) registers.

[Table 5-1](#) summarizes interrupt behavior for MSI and wire-modes. In the table “bits” refers to the Hot-Plug and PME interrupt bits.

**Table 5-1. MSI versus PCI IRQ Actions**

Interrupt Register	Wire-Mode Action	MSI Action
All bits 0	Wire inactive	No action
One or more bits set to 1	Wire active	Send message
One or more bits set to 1, new bit gets set to 1	Wire active	Send message
One or more bits set to 1, software clears some (but not all) bits	Wire active	Send message
One or more bits set to 1, software clears all bits	Wire inactive	No action
Software clears one or more bits, and one or more bits are set on the same clock	Wire active	Send message

### 5.3.3 Power Management

#### 5.3.3.1 S3/S4/S5 Support

Software initiates the transition to S3/S4/S5 by performing an I/O write to the Power Management Control register in the PCH. After the I/O write completion has been returned to the processor, each root port will send a PME\_Turn\_Off TLP (Transaction Layer Packet) message on its downstream link. The device attached to the link will eventually respond with a PME\_TO\_Ack TLP message followed by sending a PM\_Enter\_L23 DLLP (Data Link Layer Packet) request to enter the L2/L3 Ready state. When all of the PCH root ports links are in the L2/L3 Ready state, the PCH power management control logic will proceed with the entry into S3/S4/S5.

Prior to entering S3, software is required to put each device into D3<sub>HOT</sub>. When a device is put into D3<sub>HOT</sub>, it will initiate entry into a L1 link state by sending a PM\_Enter\_L1 DLLP. Thus, under normal operating conditions when the root ports sends the PME\_Turn\_Off message, the link will be in state L1. However, when the root port is instructed to send the PME\_Turn\_Off message, it will send it whether or not the link was in L1. Endpoints attached to PCH can make no assumptions about the state of the link prior to receiving a PME\_Turn\_Off message.

**Note:** The PME\_Turn\_Off TLP messaging flow is also issued during a host reset with and without power cycle. Refer to [Table 5-36](#) for a list of host rest resource.

#### 5.3.3.2 Resuming from Suspended State

The root port contains enough circuitry in the suspend well to detect a wake event through the WAKE# signal and to wake the system. When WAKE# is detected asserted, an internal signal is sent to the power management controller of the PCH to cause the system to wake up. This internal message is not logged in any register, nor is an interrupt/GPE generated due to it.

#### 5.3.3.3 Device Initiated PM\_PME Message

When the system has returned to a working state from a previous low power state, a device requesting service will send a PM\_PME message continuously, until acknowledged by the root port. The root port will take different actions depending upon whether this is the first PM\_PME that has been received, or whether a previous message has been received but not yet serviced by the operating system.

If this is the first message received (RSTS.PS - D28:F0/F1/F2/F3/F4/F5/F6/F7:Offset 60h:bit 16 is cleared), the root port will set RSTS.PS, and log the PME Requester ID into RSTS.RID (D28:F0/F1/F2/F3/F4/F5/F6/F7:Offset 60h:bits 15:0). If an interrupt is enabled using RCTL.PIE (D28:F0/F1/F2/F3/F4/F5/F6/F7:Offset 5Ch:bit 3), an interrupt



will be generated. This interrupt can be either a pin or an MSI if MSI is enabled using MC.MSIE (D28:F0/F1/F2/F3/F4/F5/F6/F7:Offset 82h:Bit 0). See [Section 5.3.3.4](#) for SMI/SCI generation.

If this is a subsequent message received (RSTS.PS is already set), the root port will set RSTS.PP (D28:F0/F1/F2/F3/F4/F5/F6/F7:Offset 60h:Bit 17) and log the PME Requester ID from the message in a hidden register. No other action will be taken.

When the first PME event is cleared by software clearing RSTS.PS, the root port will set RSTS.PS, clear RSTS.PP, and move the requester ID from the hidden register into RSTS.RID.

If RCTL.PIE is set, an interrupt will be generated. If RCTL.PIE is not set, a message will be sent to the power management controller so that a GPE can be set. If messages have been logged (RSTS.PS is set), and RCTL.PIE is later written from a 0 to a 1, an interrupt will be generated. This last condition handles the case where the message was received prior to the operating system re-enabling interrupts after resuming from a low power state.

#### 5.3.3.4 SMI/SCI Generation

Interrupts for power management events are not supported on legacy operating systems. To support power management on non-PCI Express aware operating systems, PM events can be routed to generate SCI. To generate SCI, MPC.PMCE must be set. When set, a power management event will cause SMSCS.PMCS (D28:F0/F1/F2/F3/F4/F5/F6/F7:Offset DCh:Bit 31) to be set.

Additionally, BIOS workarounds for power management can be supported by setting MPC.PMME (D28:F0/F1/F2/F3/F4/F5/F6/F7:Offset D8h:Bit 0). When this bit is set, power management events will set SMSCS.PMMS (D28:F0/F1/F2/F3/F4/F5/F6/F7:Offset DCh:Bit 0), and SMI# will be generated. This bit will be set regardless of whether interrupts or SCI is enabled. The SMI# may occur concurrently with an interrupt or SCI.

#### 5.3.3.5 Latency Tolerance Reporting (LTR)

The root port supports the extended Latency Tolerance Reporting (LTR) capability. LTR provides a means for device endpoints to dynamically report their service latency requirements for memory access to the root port. Endpoint devices should transmit a new LTR message to the root port each time its latency tolerance changes (and initially during boot). The PCH uses the information to make better power management decision. The processor uses the worst case tolerance value communicated by the PCH to optimize c-state transitions. This results in better platform power management without impacting endpoint functionality.

**Note:** Endpoint devices that support LTR must implement the reporting and enable mechanism detailed in the PCIe Latency Tolerance Reporting Engineering Change Notice.

#### 5.3.3.6 Optimized Buffer Flush/Fill (OBFF)


The root port supports the extended Optimized Buffer Flush/Fill (OBFF) capability. OBFF provides a mechanism for platform to indicate optimal windows for device bus mastering and interrupt activity. Device endpoints can use internal buffering to shape traffic to fit into these optimal windows to reduce platform power impact. Device endpoints are still permitted to initiate bus mastering and interrupt activity anytime and are not required fit within the optimal window. The WAKE# pin during S0 will be repurposed to communicate OBFF state to PCIe device endpoints.

**Note:** Refer to the Optimized Buffer Flush/Fill Engineering Change Notice for more details on feature and requirements.

### 5.3.4 SERR# Generation

SERR# may be generated using two paths – through PCI mechanisms involving bits in the PCI header, or through PCI Express\* mechanisms involving bits in the PCI Express capability structure.

**Figure 5-3. Generation of SERR# to Platform**



### 5.3.5 Hot-Plug

Each root port implements a Hot-Plug controller that performs the following:

- Messages to turn on/off/blink LEDs
- Presence and attention button detection
- Interrupt generation

The root port only allows Hot-Plug with modules (such as, ExpressCard\*). Edge-connector based Hot-Plug is not supported.

#### 5.3.5.1 Presence Detection

When a module is plugged in and power is supplied, the physical layer will detect the presence of the device, and the root port sets SLSTS.PDS (D28:F0/F1/F2/F3/F4/F5:Offset 5Ah:Bit 6) and SLSTS.PDC (D28:F0/F1/F2/F3:Offset 6h:Bit 3). If SLCTL.PDE (D28:F0/F1/F2/F3/F4/F5/F6/F7:Offset 58h:Bit 3) and SLCTL.HPE (D28:F0/F1/F2/F3/F4/F5/F6/F7:Offset 58h:Bit 5) are both set, the root port will also generate an interrupt.

When a module is removed (using the physical layer detection), the root port clears SLSTS.PDS and sets SLSTS.PDC. If SLCTL.PDE and SLCTL.HPE are both set, the root port will also generate an interrupt.





### 5.3.5.2 Message Generation

When system software writes to SLCTL.AIC (D28:F0/F1/F2/F3/F4/F5/F6/F7:Offset 58h:Bits 7:6) or SLCTL.PIC (D28:F0/F1/F2/F3/F4/F5/F6/F7:Offset 58h:Bits 9:8), the root port will send a message down the link to change the state of LEDs on the module.

Writes to these fields are non-postable cycles, and the resulting message is a postable cycle. When receiving one of these writes, the root port performs the following:

- Changes the state in the register.
- Generates a completion into the upstream queue
- Formulates a message for the downstream port if the field is written to regardless of if the field changed.
- Generates the message on the downstream port
- When the last message of a command is transmitted, sets SLSTS.CCE (D28:F0/F1/F2/F3/F4/F5/F6/F7:Offset 58h:Bit 4) to indicate the command has completed. If SLCTL.CCE and SLCTL.HPE (D28:F0/F1/F2/F3/F4/F5/F6/F7:Offset 58h:Bit 5) are set, the root port generates an interrupt.

The command completed register (SLSTS.CC) applies only to commands issued by software to control the Attention Indicator (SLCTL.AIC), Power Indicator (SLCTL.PIC), or Power Controller (SLCTL.PCC). However, writes to other parts of the Slot Control Register would invariably end up writing to the indicators and power controller fields. Hence, any write to the Slot Control Register is considered a command and if enabled, will result in a command complete interrupt. The only exception to this rule is a write to disable the command complete interrupt which will not result in a command complete interrupt.

A single write to the Slot Control register is considered to be a single command, and hence receives a single command complete, even if the write affects more than one field in the Slot Control Register.

### 5.3.5.3 Attention Button Detection

When an attached device is ejected, an attention button could be pressed by the user. This attention button press will result in a the PCI Express message "Attention\_Button\_Pressed" from the device. Upon receiving this message, the root port will set SLSTS.ABP (D28:F0/F1/F2/F3/F4/F5/F6/F7:Offset 5Ah:Bit 0).

If SLCTL.ABE (D28:F0/F1/F2/F3/F4/F5:Offset 58h:bit 0) and SLCTL.HPE (D28:F0/F1/F2/F3/F4/F5/F6/F7:Offset 58h:Bit 5) are set, the Hot-Plug controller will also generate an interrupt. The interrupt is generated on an edge-event. For example, if SLSTS.ABP is already set, a new interrupt will not be generated.

### 5.3.5.4 SMI/SCI Generation

Interrupts for Hot-Plug events are not supported on legacy operating systems. To support Hot-Plug on an on-PCI Express aware operating systems, Hot-Plug events can be routed to generate SCI. To generate SCI, MPC.HPCE (D28:F0/F1/F2/F3/F4/F5/F6/F7:Offset D8h:Bit 30) must be set. When set, enabled Hot-Plug events will cause SMSCS.HPCS (D28:F0/F1/F2/F3/F4/F5/F6/F7:Offset DCh:Bit 30) to be set.

Additionally, BIOS workarounds for Hot-Plug can be supported by setting MPC.HPME (D28:F0/F1/F2/F3/F4/F5/F6/F7:Offset D8h:Bit 1). When this bit is set, Hot-Plug events can cause SMI status bits in SMSCS to be set. Supported Hot-Plug events and their corresponding SMSCS bit are:

- Command Completed – SCSCS.HPCCM (D28:F0/F1/F2/F3/F4/F5/F6/F7:Offset DCh:Bit 3)



- Presence Detect Changed – SMSCS.HPPDM (D28:F0/F1/F2/F3/F4/F5/F6/F7:Offset DCh:Bit 1)
- Attention Button Pressed – SMSCS.HPABM (D28:F0/F1/F2/F3/F4/F5/F6/F7:Offset DCh:Bit 2)
- Link Active State Changed – SMSCS.HPLAS (D28:F0/F1/F2/F3/F4/F5/F6/F7:Offset DCh:Bit 4)

When any of these bits are set, SMI# will be generated. These bits are set regardless of whether interrupts or SCI is enabled for Hot-Plug events. The SMI# may occur concurrently with an interrupt or SCI.

## 5.4 Gigabit Ethernet Controller (B0:D25:F0)

The PCH integrates a Gigabit Ethernet (GbE) controller. The integrated GbE controller is compatible with the Intel® Ethernet Network Connection I127LM/V Platform LAN Connect device. The integrated GbE controller provides two interfaces for 10/100/1000 Mb/s and manageability operation:

- Based on PCI Express – A high-speed SerDes interface using PCI Express electrical signaling at half speed while keeping the custom logical protocol for active state operation mode.
- System Management Bus (SMBus) SMLink0 – A low speed connection for low power state mode for manageability communication only. The frequency of this connection can be configured to one of three different speeds (100KHz, 400KHz or 1MHz). At this low power state mode the Ethernet link speed is reduced to 10 Mb/s.

**Note:** The SMBus Specification Version 2.0 defines a maximum bus frequency of 100 KHz. Speeds faster than this are not SMBus compliant and are used by Intel to support higher bandwidth manageability communication in the Sx states.

The Intel Ethernet Network Connection I127LM/V Platform LAN Connect Device can be connected to any non-multiplexed (fixed) PCI Express port or the Flexible I/O PCI Express ports multiplexed with USB 3.0 on the PCH. The Intel Ethernet Network Connection I127LM/V Platform LAN Connect Device cannot be connected to the PCI Express Flexible I/O ports multiplexed with SATA.

Figure 5-4. Valid PCI Express Ports for Platform LAN Connect Device (GbE) Support

Fixed Signals				Muxed Signals		Fixed Signals				Muxed Signals		Fixed Signals					
USB3	USB3	USB3	USB3	PCIe*	PCIe	PCIe	PCIe	PCIe	PCIe	PCIe	PCIe	SATA	SATA	SATA	SATA	SATA	SATA
1	2	5	6	1	2	3	4	5	6	7	8	4	5	0	1	2	3
				USB3	USB3							PCIe	PCIe				
				3	4							1	2				
				GbE	GbE	GbE	GbE	GbE	GbE	GbE	GbE						
				can be used	can be used	can be used	can be used	can be used	can be used	can be used	can be used						

Intel Ethernet Network Connection I127LM/V only runs at a speed of 1250 Mb/s, which is 1/2 of the 2.5 Gb/s PCI Express frequency. Each of the fixed signal PCI Express root ports and the Flex I/O PCI Express ports multiplexed with USB 3.0 in the PCH have the ability to run at the 1250 Mb/s rate. There is no need to implement a mechanism to detect that the Platform LAN Device is connected. The port configuration (if any),



attached to the Platform LAN Device, is pre-loaded from the NVM. The selected port adjusts the transmitter to run at the 1250 Mb/s rate and does not need to be PCI Express compliant.

**Note:** PCIe validation tools cannot be used for electrical validation of this interface; however, PCIe layout rules apply for on-board routing.

The integrated GbE controller operates at full-duplex at all supported speeds or half-duplex at 10/100 Mb/s. It also adheres to the *IEEE 802.3x Flow Control Specification*.

**Note:** GbE operation (1000 Mb/s) is only supported in S0 mode. In Sx modes, SMBus is the only active bus and is used to support manageability/remote wake-up functionality.

The integrated GbE controller provides a system interface using a PCI Express function. A full memory-mapped or I/O-mapped interface is provided to the software, along with DMA mechanisms for high performance data transfer.

The integrated GbE controller features are:

- Network Features
  - Compliant with the 1 Gb/s Ethernet 802.3, 802.3u, 802.3z, 802.3ab specifications
  - Multi-speed operation: 10/100/1000 Mb/s
  - Full-duplex operation at 10/100/1000 Mb/s: Half-duplex at 10/100 Mb/s
  - Flow control support compliant with the 802.3X specification as well as the specific operation of asymmetrical flow control defined by 802.3z
  - VLAN support compliant with the 802.3q specification
  - MAC address filters: perfect match unicast filters; multicast hash filtering, broadcast filter and promiscuous mode
  - PCI Express/SMBus interface to GbE PHYs
- Host Interface Features
  - 64-bit address master support for systems using more than 4 GB of physical memory
  - Programmable host memory receive buffers (256 Bytes to 16 KB)
  - Intelligent interrupt generation features to enhance driver performance
  - Descriptor ring management hardware for transmit and receive
  - Software controlled reset (resets everything except the configuration space)
  - Message Signaled Interrupts
- Performance Features
  - Configurable receive and transmit data FIFO, programmable in 1 KB increments
  - TCP segmentation capability compatible with Windows NT\* 5.x off loading features
  - Fragmented UDP checksum offload for packet reassembly
  - IPv4 and IPv6 checksum offload support (receive, transmit, and TCP segmentation offload)
  - Split header support to eliminate payload copy from user space to host space
  - Receive Side Scaling (RSS) with two hardware receive queues
  - Supports 9018 bytes of jumbo packets
  - Packet buffer size
  - LinkSec offload compliant with 802.3ae specification
  - TimeSync offload compliant with 802.1as specification
- Virtualization Technology Features
  - Warm function reset – function level reset (FLR)
  - VMDq1



- Power Management Features
  - Magic Packet\* wake-up enable with unique MAC address
  - ACPI register set and power down functionality supporting D0 and D3 states
  - Full wake up support (APM, ACPI)
  - MAC power down at Sx, DMoff with and without WoL
  - Auto connect battery saver at S0 no link and Sx no link
  - Energy Efficient Ethernet (EEE) support
  - Latency Tolerance Reporting (LTR)
  - OBFF support
  - ARP and ND proxy support through LAN Connected Device proxy
  - Wake on LAN (WoL) from Deep Sx

## 5.4.1 GbE PCI Express Bus Interface

The GbE controller has a PCI Express interface to the host processor and host memory. The following sections detail the bus transactions.

### 5.4.1.1 Transaction Layer

The upper layer of the host architecture is the transaction layer. The transaction layer connects to the device GbE controller using an implementation specific protocol. Through this GbE controller-to-transaction-layer protocol, the application-specific parts of the device interact with the subsystem and transmit and receive requests to or from the remote agent, respectively.

### 5.4.1.2 Data Alignment

#### 5.4.1.2.1 4-KB Boundary

PCI requests must never specify an address/length combination that causes a memory space access to cross a 4 KB boundary. It is hardware's responsibility to break requests into 4 KB-aligned requests (if needed). This does not pose any requirement on software. However, if software allocates a buffer across a 4-KB boundary, hardware issues multiple requests for the buffer. Software should consider aligning buffers to a 4-KB boundary in cases where it improves performance.

The alignment to the 4-KB boundaries is done by the GbE controller. The transaction layer does not do any alignment according to these boundaries.

#### 5.4.1.2.2 64 Bytes

PCI requests are 128 bytes or less and are aligned to make better use of memory controller resources. Writes, however, can be on any boundary and can cross a 64-byte alignment boundary.

### 5.4.1.3 Configuration Request Retry Status

The integrated GbE controller might have a delay in initialization due to an NVM read. If the NVM configuration read operation is not completed and the device receives a configuration request, the device responds with a configuration request retry completion status to terminate the request, and thus effectively stalls the configuration request until such time that the sub-system has completed local initialization and is ready to communicate with the host.



## 5.4.2 Error Events and Error Reporting

### 5.4.2.1 Data Parity Error

The PCI host bus does not provide parity protection, but it does forward parity errors from bridges. The integrated GbE controller recognizes parity errors through the internal bus interface and sets the *Parity Error* bit in PCI configuration space. If parity errors are enabled in configuration space, a system error is indicated on the PCI host bus. The offending cycle with a parity error is dropped and not processed by the integrated GbE controller.

### 5.4.2.2 Completion with Unsuccessful Completion Status

A completion with unsuccessful completion status (any status other than 000) is dropped and not processed by the integrated GbE controller. Furthermore, the request that corresponds to the unsuccessful completion is not retried. When this unsuccessful completion status is received, the *System Error* bit in the PCI configuration space is set. If the system errors are enabled in configuration space, a system error is indicated on the PCI host bus.

## 5.4.3 Ethernet Interface

The integrated GbE controller provides a complete CSMA/CD function supporting IEEE 802.3 (10 Mb/s), 802.3u (100 Mb/s) implementations. It also supports the IEEE 802.3z and 802.3ab (1000 Mb/s) implementations. The device performs all of the functions required for transmission, reception, and collision handling called out in the standards.

The mode used to communicate between the PCH and the Intel® Ethernet Network Connection I127LM/V Platform LAN Connect Device supports 10/100/1000 Mb/s operation, with both half- and full-duplex operation at 10/100 Mb/s, and full-duplex operation at 1000 Mb/s.

### 5.4.3.1 Intel® Ethernet Network Connection I127LM/V Platform LAN Connect Device Interface

The integrated GbE controller and the Intel® Ethernet Network Connection I127LM/V Platform LAN Connect Device communicate through the PCIe and SMLink0 interfaces. All integrated GbE controller configuration is performed using device control registers mapped into system memory or I/O space. The Platform LAN Connect Device is configured using the PCI Express or SMBus interface.

The integrated GbE controller supports various modes as listed in [Table 5-2](#).

**Table 5-2. LAN Mode Support**

Mode	System State	Interface Active	Connections
Normal 10/100/1000 Mb/s	S0	PCI Express or SMLink0 <sup>1</sup>	Intel® Ethernet Network Connection I127LM/V
Manageability and Remote Wake-up	Sx	SMLink0	Intel® Ethernet Network Connection I127LM/V

**Notes:**

1. GbE operation is not supported in Sx states.



## 5.4.4 PCI Power Management

The integrated GbE controller supports the Advanced Configuration and Power Interface (ACPI) specification as well as Advanced Power Management (APM). This enables the network-related activity (using an internal host wake signal) to wake up the host. For example, from Sx (S3–S5) and Deep Sx to S0.

**Note:** The Intel Ethernet Network Connection I127LM/V Platform LAN Connect Device must be powered during the Deep Sx state in order to support host wake up from Deep Sx. GPIO27 on the PCH must be configured to support wake from Deep Sx and must be connected to LANWAKE\_N on the Platform LAN Connect Device. The SLP\_LAN# signal must be driven high (de-asserted) in the Deep Sx state to maintain power to the Platform LAN Connect Device.

The integrated GbE controller contains power management registers for PCI and supports D0 and D3 states. PCIe transactions are only allowed in the D0 state, except for host accesses to the integrated GbE controller's PCI configuration registers.

### 5.4.4.1 Wake Up

The integrated GbE controller supports two types of wake-up mechanisms:

1. Advanced Power Management (APM) Wake Up
2. ACPI Power Management Wake Up

Both mechanisms use an internal logic signal to wake the system up. The wake-up steps are as follows:

1. Host wake event occurs (note that packet is not delivered to host).
2. The Platform LAN Connect Device receives a WoL packet/link status change.
3. The Platform LAN Connect Device sends a wake indication to the PCH (this requires the LANWAKE\_N pin from the Intel® Ethernet Network Connection I127LM/V Platform LAN Connect Device to be connected to the PCH GPIO27 pin. GPIO27 must also be configured to support wake from Deep Sx).
4. If the system is in Deep Sx the wake will cause the system to wake from the Deep Sx state to the Sx state.
5. The Platform LAN Connect Device wakes up the integrated GbE controller using an SMBus message on SMLink0.
6. The integrated GbE controller sets the *PME\_STATUS* bit.
7. System wakes from Sx state to S0 state.
8. The host LAN function is transitioned to D0.
9. The host clears the *PME\_STATUS* bit.

#### 5.4.4.1.1 Advanced Power Management Wake Up

Advanced Power Management Wake Up or APM Wake Up was previously known as Wake on LAN (WoL). It is a feature that has existed in the 10/100 Mb/s NICs for several generations. The basic premise is to receive a broadcast or unicast packet with an explicit data pattern and then to assert a signal to wake up the system. In earlier generations, this was accomplished by using a special signal that ran across a cable to a defined connector on the motherboard. The NIC would assert the signal for approximately 50 ms to signal a wake up. The integrated GbE controller uses (if configured to) an in-band PM\_PME message for this.



At power up, the integrated GbE controller reads the *APM Enable* bits from the NVM PCI Init Control Word into the APM Enable (APME) bits of the Wake Up Control (WUC) register. These bits control enabling of APM wake up.

When APM wake up is enabled, the integrated GbE controller checks all incoming packets for Magic Packets.

Once the integrated GbE controller receives a matching Magic Packet, it:

- Sets the Magic Packet *Received* bit in the Wake Up Status (WUS) register.
- Sets the *PME\_Status* bit in the Power Management Control/Status Register (PMCSR).

APM wake up is supported in all power states and only disabled if a subsequent NVM read results in the *APM Wake Up* bit being cleared or the software explicitly writes a 0b to the *APM Wake Up* (APM) bit of the WUC register.

**Note:**

APM wake up settings will be restored to NVM default by the PCH when LAN connected Device (PHY) power is turned off and subsequently restored. Some example host WoL flows are:

- When system transitions to G3 after WoL is disabled from the BIOS, APM host WoL would get enabled.
- Anytime power to the LAN Connected Device (PHY) is cycled while in S4/S5 after WoL is disabled from the BIOS, APM host WoL would get enabled. Anytime power to the LAN Connected Device (PHY) is cycled while in S3, APM host WoL configuration is lost.

#### 5.4.4.1.2 ACPI Power Management Wake Up

The integrated GbE controller supports ACPI Power Management based Wake ups. It can generate system wake-up events from three sources:

- Receiving a Magic Packet.
- Receiving a Network Wake Up Packet.
- Detecting a link change of state.

Activating ACPI Power Management Wakeup requires the following steps:

- The software device driver programs the Wake Up Filter Control (WUFC) register to indicate the packets it needs to wake up from and supplies the necessary data to the IPv4 Address Table (IP4AT) and the Flexible Filter Mask Table (FFMT), Flexible Filter Length Table (FFLT), and the Flexible Filter Value Table (FFVT). It can also set the *Link Status Change Wake Up Enable* (LNKC) bit in the Wake Up Filter Control (WUFC) register to cause wake up when the link changes state.
- The operating system (at configuration time) writes a 1b to the *PME\_EN* bit of the Power Management Control/Status Register (PMCSR.8).

Normally, after enabling wake up, the operating system writes a 11b to the lower two bits of the PMCSR to put the integrated GbE controller into low-power mode.

Once wake up is enabled, the integrated GbE controller monitors incoming packets, first filtering them according to its standard address filtering method, then filtering them with all of the enabled wake-up filters. If a packet passes both the standard address filtering and at least one of the enabled wake-up filters, the integrated GbE controller:

- Sets the *PME\_Status* bit in the PMCSR
- Sets one or more of the *Received* bits in the Wake Up Status (WUS) register. (More than one bit is set if a packet matches more than one filter.)





If enabled, a link state change wake up causes similar results, setting the *Link Status Changed* (LNKC) bit in the Wake Up Status (WUS) register when the link goes up or down.

After receiving a wake-up packet, the integrated GbE controller ignores any subsequent wake-up packets until the software device driver clears all of the *Received* bits in the Wake Up Status (WUS) register. It also ignores link change events until the software device driver clears the *Link Status Changed* (LNKC) bit in the Wake Up Status (WUS) register.

**Note:**

ACPI wake up settings are not preserved when the LAN Connected Device (PHY) power is turned off and subsequently restored. Some example host WoL flows are:

- Anytime power to the LAN Connected Device (PHY) is cycled while in S3 or S4, ACPI host WoL configuration is lost.

### 5.4.5 Configurable LEDs

The integrated GbE controller supports three controllable and configurable LEDs that are driven from the Intel® Ethernet Network Connection I127LM/V Platform LAN Connect Device. Each of the three LED outputs can be individually configured to select the particular event, state, or activity that is indicated on that output. In addition, each LED can be individually configured for output polarity as well as for blinking versus non-blinking (steady-state) indication.

The configuration for LED outputs is specified using the LEDCTL register. Furthermore, the hardware-default configuration for all the LED outputs, can be specified using NVM fields; thereby, supporting LED displays configurable to a particular OEM preference.

Each of the three LEDs might be configured to use one of a variety of sources for output indication. The MODE bits control the LED source:

- LINK\_100/1000 is asserted when link is established at either 100 or 1000 Mb/s.
- LINK\_10/1000 is asserted when link is established at either 10 or 1000 Mb/s.
- LINK\_UP is asserted when any speed link is established and maintained.
- ACTIVITY is asserted when link is established and packets are being transmitted or received.
- LINK/ACTIVITY is asserted when link is established AND there is NO transmit or receive activity.
- LINK\_10 is asserted when a 10 Mb/s link is established and maintained.
- LINK\_100 is asserted when a 100 Mb/s link is established and maintained.
- LINK\_1000 is asserted when a 1000 Mb/s link is established and maintained.
- FULL\_DUPLEX is asserted when the link is configured for full duplex operation.
- COLLISION is asserted when a collision is observed.
- PAUSED is asserted when the device's transmitter is flow controlled.
- LED\_ON is always asserted; LED\_OFF is always de-asserted.

The IVRT bits enable the LED source to be inverted before being output or observed by the blink-control logic. LED outputs are assumed to normally be connected to the negative side (cathode) of an external LED.





The *BLINK* bits control whether the LED should be blinked while the LED source is asserted, and the blinking frequency (either 200 ms on and 200 ms off or 83 ms on and 83 ms off). The blink control can be especially useful for ensuring that certain events, such as *ACTIVITY* indication, cause LED transitions, which are sufficiently visible to a human eye. The same blinking rate is shared by all LEDs.

## 5.4.6 Function Level Reset Support (FLR)

The integrated GbE controller supports FLR capability. FLR capability can be used in conjunction with Intel® Virtualization Technology (Intel® VT). FLR allows an operating system in a Virtual Machine to have complete control over a device, including its initialization, without interfering with the rest of the platform. The device provides a software interface that enables the operating system to reset the entire device as if a PCI reset was asserted.

### 5.4.6.1 FLR Steps

#### 5.4.6.1.1 FLR Initialization

1. FLR is initiated by software by writing a 1b to the *Initiate FLR* bit.
2. All subsequent requests targeting the function are not claimed and will be master aborted immediately on the bus. This includes any configuration, I/O or memory cycles. However, the function will continue to accept completions targeting the function.

#### 5.4.6.1.2 FLR Operation

Function resets all configuration, I/O, and memory registers of the function except those indicated otherwise and resets all internal states of the function to the default or initial condition.

#### 5.4.6.1.3 FLR Completion

The *Initiate FLR* bit is reset (cleared) when the FLR reset completes. This bit can be used to indicate to the software that the FLR reset completed.

**Note:** From the time the *Initiate FLR* bit is written to 1b, software must wait at least 100 ms before accessing the function.

## 5.5 LPC Bridge (with System and Management Functions) (D31:F0)


The LPC bridge function of the PCH resides in PCI D31:F0. In addition to the LPC bridge function, D31:F0 contains other functional units including DMA, Interrupt controllers, Timers, Power Management, System Management, GPIO, and RTC. In this chapter, registers and functions associated with other functional units (power management, GPIO, USB, etc.) are described in their respective sections.

**Note:** The LPC bridge cannot be configured as a subtractive decode agent.

### 5.5.1 LPC Interface

The PCH implements an LPC interface as described in the *Low Pin Count Interface Specification*, Revision 1.1. The LPC interface to the PCH is shown in [Figure 5-5](#). Note that the PCH implements all of the signals that are shown as optional, but peripherals are not required to do so.

Figure 5-5. LPC Interface Diagram



### 5.5.1.1 LPC Cycle Types

The PCH implements all of the cycle types described in the *Low Pin Count Interface Specification*, Revision 1.1. Table 5-3 shows the cycle types supported by the PCH.

Table 5-3. LPC Cycle Types Supported

Cycle Type	Comment
Memory Read	1 byte only. (See Note 1 below)
Memory Write	1 byte only. (See Note 1 below)
I/O Read	1 byte only. The PCH breaks up 16-bit and 32-bit processor cycles into multiple 8-bit transfers.
I/O Write	1 byte only. The PCH breaks up 16-bit and 32-bit processor cycles into multiple 8-bit transfers.
DMA Read	Can be 1 or 2 bytes
DMA Write	Can be 1 or 2 bytes
Bus Master Read	Can be 1, 2 or 4 bytes. (See Note 2 below)
Bus Master Write	Can be 1, 2 or 4 bytes. (See Note 2 below)

**Notes:**

- The PCH provides a single generic memory range (LGMR) for decoding memory cycles and forwarding them as LPC Memory cycles on the LPC bus. The LGMR memory decode range is 64 KB in size and can be defined as being anywhere in the 4 GB memory space. This range needs to be configured by BIOS during POST to provide the necessary memory resources. BIOS should advertise the LPC Generic Memory Range as Reserved to the OS in order to avoid resource conflict. For larger transfers, the PCH performs multiple 8-bit transfers. If the cycle is not claimed by any peripheral, it is subsequently aborted, and the PCH returns a value of all 1s to the processor. This is done to maintain compatibility with ISA memory cycles where pull-up resistors would keep the bus high if no device responds.
- Bus Master Read or Write cycles must be naturally aligned. For example, a 1-byte transfer can be to any address. However, the 2-byte transfer must be word-aligned (that is, with an address where A0=0). A DWord transfer must be DWord-aligned (that is, with an address where A1 and A0 are both 0).



### 5.5.1.2 Start Field Definition

**Table 5-4. Start Field Bit Definitions**

Bits[3:0] Encoding	Definition
0000	Start of cycle for a generic target
0010	Grant for bus master 0
0011	Grant for bus master 1
1111	Stop/Abort: End of a cycle for a target.

**Note:** All other encodings are RESERVED.

### 5.5.1.3 Cycle Type / Direction (CYCTYPE + DIR)

The PCH always drives Bit 0 of this field to 0. Peripherals running bus master cycles must also drive Bit 0 to 0. [Table 5-5](#) shows the valid bit encodings.

**Table 5-5. Cycle Type Bit Definitions**

Bits[3:2]	Bit1	Definition
00	0	I/O Read
00	1	I/O Write
01	0	Memory Read
01	1	Memory Read
10	0	DMA Read
10	1	DMA Write
11	x	Reserved. If a peripheral performing a bus master cycle generates this value, the PCH aborts the cycle.

### 5.5.1.4 Size

Bits[3:2] are reserved. The PCH always drives them to 00. Peripherals running bus master cycles are also supposed to drive 00 for Bits 3:2; however, the PCH ignores those bits. Bits[1:0] are encoded as listed in [Table 5-6](#).

**Table 5-6. Transfer Size Bit Definition**

Bits[1:0]	Size
00	8-bit transfer (1 byte)
01	16-bit transfer (2 bytes)
10	Reserved. The PCH never drives this combination. If a peripheral running a bus master cycle drives this combination, the PCH may abort the transfer.
11	32-bit transfer (4 bytes)

### 5.5.1.5 SYNC

Valid values for the SYNC field are shown in [Table 5-7](#).

**Table 5-7. SYNC Bit Definition**

Bits[3:0]	Indication
0000	<b>Ready:</b> SYNC achieved with no error. For DMA transfers, this also indicates DMA request de-assertion and no more transfers desired for that channel.
0101	<b>Short Wait:</b> Part indicating wait-states. For bus master cycles, the PCH does not use this encoding. Instead, the PCH uses the Long Wait encoding (see next encoding below).
0110	<b>Long Wait:</b> Part indicating wait-states, and many wait-states will be added. This encoding driven by the PCH for bus master cycles, rather than the Short Wait (0101).
1001	<b>Ready More (Used only by peripheral for DMA cycle):</b> SYNC achieved with no error and more DMA transfers desired to continue after this transfer. This value is valid only on DMA transfers and is not allowed for any other type of cycle.
1010	<b>Error:</b> Sync achieved with error. This is generally used to replace the SERR# or IOCHK# signal on the PCI/ISA bus. It indicates that the data is to be transferred, but there is a serious error in this transfer. For DMA transfers, this not only indicates an error, but also indicates DMA request de-assertion and no more transfers desired for that channel.

**Notes:**

1. All other combinations are RESERVED.
2. If the LPC controller receives any SYNC returned from the device other than short (0101), long wait (0110), or ready (0000) when running a FWH cycle, indeterminate results may occur. A FWH device is not allowed to assert an Error SYNC.

### 5.5.1.6 SYNC Time-Out

There are several error cases that can occur on the LPC interface. The PCH responds as defined in section 4.2.1.9 of the *Low Pin Count Interface Specification*, Revision 1.1 to the stimuli described therein. There may be other peripheral failure conditions; however, these are not handled by the PCH.

### 5.5.1.7 SYNC Error Indication

The PCH responds as defined in Section 4.2.1.10 of the *Low Pin Count Interface Specification*, Revision 1.1.

Upon recognizing the SYNC field indicating an error, the PCH treats this as a SERR by reporting this into the Device 31 Error Reporting Logic.

### 5.5.1.8 LFRAME# Usage

The PCH follows the usage of LFRAME# as defined in the *Low Pin Count Interface Specification*, Revision 1.1.

The PCH performs an abort for the following cases (possible failure cases):

- The PCH starts a Memory, I/O, or DMA cycle, but no device drives a valid SYNC after four consecutive clocks.
- The PCH starts a Memory, I/O, or DMA cycle, and the peripheral drives an invalid SYNC pattern.
- A peripheral drives an illegal address when performing bus master cycles.
- A peripheral drives an invalid value.

### 5.5.1.9 I/O Cycles

For I/O cycles targeting registers specified in the PCH's decode ranges, the PCH performs I/O cycles as defined in the *Low Pin Count Interface Specification*, Revision 1.1. These are 8-bit transfers. If the processor attempts a 16-bit or 32-bit transfer, the PCH breaks the cycle up into multiple 8-bit transfers to consecutive I/O addresses.



**Note:** If the cycle is not claimed by any peripheral (and subsequently aborted), the PCH returns a value of all 1s (FFh) to the processor. This is to maintain compatibility with ISA I/O cycles where pull-up resistors would keep the bus high if no device responds.

#### 5.5.1.10 Bus Master Cycles

The PCH supports Bus Master cycles and requests (using LDRQ#) as defined in the *Low Pin Count Interface Specification*, Revision 1.1. The PCH has two LDRQ# inputs, and thus supports two separate bus master devices. It uses the associated START fields for Bus Master 0 (0010b) or Bus Master 1 (0011b).

**Note:** The PCH does not support LPC Bus Masters performing I/O cycles. LPC Bus Masters should only perform memory read or memory write cycles.

#### 5.5.1.11 Configuration and PCH Implications

##### LPC I/F Decoders

To allow the I/O cycles and memory mapped cycles to go to the LPC interface, the PCH includes several decoders. During configuration, the PCH must be programmed with the same decode ranges as the peripheral. The decoders are programmed using the D 31:F0 configuration space.

**Note:** The PCH cannot accept PCI write cycles from PCI-to-PCI bridges or devices with similar characteristics (specifically those with a "Retry Read" feature which is enabled) to an LPC device if there is an outstanding LPC read cycle towards the same PCI device or bridge. These cycles are not part of normal system operation, but may be encountered as part of platform validation testing using custom test fixtures.

##### Bus Master Device Mapping and START Fields

Bus Masters must have a unique START field. In the case of the PCH that supports two LPC bus masters, it drives 0010 for the START field for grants to Bus Master 0 (requested using LDRQ0#) and 0011 for grants to Bus Master 1 (requested using LDRQ1#). Thus, no registers are needed to configure the START fields for a particular bus master.


## 5.6 DMA Operation (D31:F0)

The PCH supports LPC DMA using the PCH's DMA controller. The DMA controller has registers that are fixed in the lower 64 KB of I/O space. The DMA controller is configured using registers in the PCI configuration space. These registers allow configuration of the channels for use by LPC DMA.

The DMA circuitry incorporates the functionality of two 8237 DMA controllers with seven independently programmable channels (Figure 5-6). DMA Controller 1 (DMA-1) corresponds to DMA Channels 0–3 and DMA Controller 2 (DMA-2) corresponds to Channels 5–7. DMA Channel 4 is used to cascade the two controllers and defaults to cascade mode in the DMA Channel Mode (DCM) Register. Channel 4 is not available for any other purpose. In addition to accepting requests from DMA slaves, the DMA controller also responds to requests that software initiates. Software may initiate a DMA service request by setting any bit in the DMA Channel Request Register to a 1.

Floppy disk is not supported (or validated) in this PCH.

**Figure 5-6. PCH DMA Controller**



Each DMA channel is hardwired to the compatible settings for DMA device size: Channels [3:0] are hardwired to 8-bit, count-by-bytes transfers, and Channels [7:5] are hardwired to 16-bit, count-by-words (address shifted) transfers.

The PCH provides 24-bit addressing in compliance with the ISA-Compatible specification. Each channel includes a 16-bit ISA-Compatible Current Register which holds the sixteen least-significant bits of the 24-bit address, an ISA-Compatible Page Register which contains the eight next most significant bits of address.

The DMA controller also features refresh address generation, and auto-initialization following a DMA termination.

### 5.6.1 Channel Priority

For priority resolution, the DMA consists of two logical channel groups: Channels 0–3 and Channels 4–7. Each group may be in either fixed or rotate mode, as determined by the DMA Command Register.

DMA I/O slaves normally assert their DREQ line to arbitrate for DMA service. However, a software request for DMA service can be presented through each channel's DMA Request Register. A software request is subject to the same prioritization as any hardware request. See the detailed register description for Request Register programming information in [Section 12.2](#).

#### 5.6.1.1 Fixed Priority

The initial fixed priority structure is as follows:

High Priority	Low Priority
0, 1, 2, 3	5, 6, 7

The fixed priority ordering is 0, 1, 2, 3, 5, 6, and 7. In this scheme, channel 0 has the highest priority, and channel 7 has the lowest priority. Channels [3:0] of DMA-1 assume the priority position of channel 4 in DMA-2, thus taking priority over Channels 5, 6, and 7.

#### 5.6.1.2 Rotating Priority

Rotation allows for “fairness” in priority resolution. The priority chain rotates so that the last channel serviced is assigned the lowest priority in the channel group (0–3, 5–7).

Channels 0–3 rotate as a group of 4. They are always placed between Channel 5 and Channel 7 in the priority list.

Channel 5–7 rotate as part of a group of 4. That is, Channels (5–7) form the first three positions in the rotation, while Channel Group (0–3) comprises the fourth position in the arbitration.



## 5.6.2 Address Compatibility Mode

When the DMA is operating, the addresses do not increment or decrement through the High and Low Page Registers. Therefore, if a 24-bit address is 01FFFFh and increments, the next address is 010000h, not 020000h. Similarly, if a 24-bit address is 020000h and decrements, the next address is 02FFFFh, not 01FFFFh. However, when the DMA is operating in 16-bit mode, the addresses still do not increment or decrement through the High and Low Page Registers but the page boundary is now 128 K. Therefore, if a 24-bit address is 01FFFEh and increments, the next address is 000000h, not 0100000h. Similarly, if a 24-bit address is 020000h and decrements, the next address is 03FFFEh, not 02FFFEh. This is compatible with the 8237 and Page Register implementation used in the PC-AT. This mode is set after CPURST is valid.

## 5.6.3 Summary of DMA Transfer Sizes

Table 5-8 lists each of the DMA device transfer sizes. The column labeled "Current Byte/Word Count Register" indicates that the register contents represents either the number of bytes to transfer or the number of 16-bit words to transfer. The column labeled "Current Address Increment/Decrement" indicates the number added to or taken from the Current Address register after each DMA transfer cycle. The DMA Channel Mode Register determines if the Current Address Register will be incremented or decremented.

### 5.6.3.1 Address Shifting When Programmed for 16-Bit I/O Count by Words

**Table 5-8. DMA Transfer Size**

DMA Device Data Size And Word Count	Current Byte/Word Count Register	Current Address Increment/Decrement
8-Bit I/O, Count By Bytes	Bytes	1
16-Bit I/O, Count By Words (Address Shifted)	Words	1

The PCH maintains compatibility with the implementation of the DMA in the PC AT that used the 8237. The DMA shifts the addresses for transfers to/from a 16-bit device count-by-words.

**Note:** The least significant bit of the Low Page Register is dropped in 16-bit shifted mode. When programming the Current Address Register (when the DMA channel is in this mode), the Current Address must be programmed to an even address with the address value shifted right by one bit.

The address shifting is shown in Table 5-9.

**Table 5-9. Address Shifting in 16-Bit I/O DMA Transfers**

Output Address	8-Bit I/O Programmed Address (Ch 0-3)	16-Bit I/O Programmed Address (Ch 5-7) (Shifted)
A0 A[16:1] A[23:17]	A0 A[16:1] A[23:17]	0 A[15:0] A[23:17]

**Note:** The least significant bit of the Page Register is dropped in 16-bit shifted mode.



#### **5.6.4 Autoinitialize**

By programming a bit in the DMA Channel Mode Register, a channel may be set up as an autoinitialize channel. When a channel undergoes autoinitialization, the original values of the Current Page, Current Address and Current Byte/Word Count Registers are automatically restored from the Base Page, Address, and Byte/Word Count Registers of that channel following Terminal Count (TC). The Base Registers are loaded simultaneously with the Current Registers by the microprocessor when the DMA channel is programmed and remain unchanged throughout the DMA service. The mask bit is not set when the channel is in autoinitialize. Following autoinitialize, the channel is ready to perform another DMA service, without processor intervention, as soon as a valid DREQ is detected.

#### **5.6.5 Software Commands**

There are three additional special software commands that the DMA controller can execute. The three software commands are:

- Clear Byte Pointer Flip-Flop
- Master Clear
- Clear Mask Register

They do not depend on any specific bit pattern on the data bus.





## 5.7 LPC DMA

DMA on LPC is handled through the use of the LDRQ# lines from peripherals and special encodings on LAD[3:0] from the host. Single, Demand, Verify, and Increment modes are supported on the LPC interface. Channels 0–3 are 8-bit channels. Channels 5–7 are 16-bit channels. Channel 4 is reserved as a generic bus master request.

### 5.7.1 Asserting DMA Requests


Peripherals that need DMA service encode their requested channel number on the LDRQ# signal. To simplify the protocol, each peripheral on the LPC I/F has its own dedicated LDRQ# signal (they may not be shared between two separate peripherals). The PCH has two LDRQ# inputs, allowing at least two devices to support DMA or bus mastering.

LDRQ# is synchronous with LCLK (PCI clock). As shown in [Figure 5-7](#), the peripheral uses the following serial encoding sequence:

- Peripheral starts the sequence by asserting LDRQ# low (start bit). LDRQ# is high during idle conditions.
- The next three bits contain the encoded DMA channel number (MSB first).
- The next bit (ACT) indicates whether the request for the indicated DMA channel is active or inactive. The ACT bit is 1 (high) to indicate if it is active and 0 (low) if it is inactive. The case where ACT is low is rare, and is only used to indicate that a previous request for that channel is being abandoned.
- After the active/inactive indication, the LDRQ# signal must go high for at least one clock. After that one clock, LDRQ# signal can be brought low to the next encoding sequence.

If another DMA channel also needs to request a transfer, another sequence can be sent on LDRQ#. For example, if an encoded request is sent for Channel 2, and then Channel 3 needs a transfer before the cycle for Channel 2 is run on the interface, the peripheral can send the encoded request for Channel 3. This allows multiple DMA agents behind an I/O device to request use of the LPC interface, and the I/O device does not need to self-arbitrate before sending the message.

**Figure 5-7. DMA Request Assertion through LDRQ#**



### 5.7.2 Abandoning DMA Requests

DMA Requests can be de-asserted in two fashions: on error conditions by sending an LDRQ# message with the 'ACT' bit set to 0, or normally through a SYNC field during the DMA transfer. This section describes boundary conditions where the DMA request needs to be removed prior to a data transfer.

There may be some special cases where the peripheral desires to abandon a DMA transfer. The most likely case of this occurring is due to a floppy disk controller which has overrun or underrun its FIFO, or software stopping a device prematurely.



In these cases, the peripheral wishes to stop further DMA activity. It may do so by sending an LDRQ# message with the ACT bit as 0. However, since the DMA request was seen by the PCH, there is no assurance that the cycle has not been granted and will shortly run on LPC. Therefore, peripherals must take into account that a DMA cycle may still occur. The peripheral can choose not to respond to this cycle, in which case the host will abort it, or it can choose to complete the cycle normally with any random data.

This method of DMA de-assertion should be prevented whenever possible, to limit boundary conditions both on the PCH and the peripheral.

### 5.7.3 General Flow of DMA Transfers

Arbitration for DMA channels is performed through the 8237 within the host. Once the host has won arbitration on behalf of a DMA channel assigned to LPC, it asserts LFRAME# on the LPC I/F and begins the DMA transfer. The general flow for a basic DMA transfer is as follows:

1. The PCH starts transfer by asserting 0000b on LAD[3:0] with LFRAME# asserted.
2. The PCH asserts 'cycle type' of DMA, direction based on DMA transfer direction.
3. The PCH asserts channel number and, if applicable, terminal count.
4. The PCH indicates the size of the transfer: 8 or 16 bits.
5. If a DMA read...
  - The PCH drives the first 8 bits of data and turns the bus around.
  - The peripheral acknowledges the data with a valid SYNC.
  - If a 16-bit transfer, the process is repeated for the next 8 bits.
6. If a DMA write...
  - The PCH turns the bus around and waits for data.
  - The peripheral indicates data ready through SYNC and transfers the first byte.
  - If a 16-bit transfer, the peripheral indicates data ready and transfers the next byte.
7. The peripheral turns around the bus.

### 5.7.4 Terminal Count

Terminal count is communicated through LAD[3] on the same clock that DMA channel is communicated on LAD[2:0]. This field is the CHANNEL field. Terminal count indicates the last byte of transfer, based upon the size of the transfer.

For example, on an 8-bit transfer size (SIZE field is 00b), if the TC bit is set, then this is the last byte. On a 16-bit transfer (SIZE field is 01b), if the TC bit is set, then the second byte is the last byte. The peripheral, therefore, must internalize the TC bit when the CHANNEL field is communicated, and only signal TC when the last byte of that transfer size has been transferred.

### 5.7.5 Verify Mode

Verify mode is supported on the LPC interface. A verify transfer to the peripheral is similar to a DMA write, where the peripheral is transferring data to main memory. The indication from the host is the same as a DMA write, so the peripheral will be driving data onto the LPC interface. However, the host will not transfer this data into main memory.



### 5.7.6 DMA Request de-assertion

An end of transfer is communicated to the PCH through a special SYNC field transmitted by the peripheral. An LPC device must not attempt to signal the end of a transfer by de-asserting LDREQ#. If a DMA transfer is several bytes (such as, a transfer from a demand mode device) the PCH needs to know when to de-assert the DMA request based on the data currently being transferred.

The DMA agent uses a SYNC encoding on each byte of data being transferred, which indicates to the PCH whether this is the last byte of transfer or if more bytes are requested. To indicate the last byte of transfer, the peripheral uses a SYNC value of 0000b (ready with no error), or 1010b (ready with error). These encodings tell the PCH that this is the last piece of data transferred on a DMA read (PCH to peripheral), or the byte that follows is the last piece of data transferred on a DMA write (peripheral to the PCH).

When the PCH sees one of these two encodings, it ends the DMA transfer after this byte and de-asserts the DMA request to the 8237. Therefore, if the PCH indicated a 16-bit transfer, the peripheral can end the transfer after one byte by indicating a SYNC value of 0000b or 1010b. The PCH does not attempt to transfer the second byte, and de-asserts the DMA request internally.

If the peripheral indicates a 0000b or 1010b SYNC pattern on the last byte of the indicated size, then the PCH only de-asserts the DMA request to the 8237 since it does not need to end the transfer.

If the peripheral wishes to keep the DMA request active, then it uses a SYNC value of 1001b (ready plus more data). This tells the 8237 that more data bytes are requested after the current byte has been transferred, so the PCH keeps the DMA request active to the 8237. Therefore, on an 8-bit transfer size, if the peripheral indicates a SYNC value of 1001b to the PCH, the data will be transferred and the DMA request will remain active to the 8237. At a later time, the PCH will then come back with another START-CYCTYPE-CHANNEL-SIZE etc. combination to initiate another transfer to the peripheral.

The peripheral must not assume that the next START indication from the PCH is another grant to the peripheral if it had indicated a SYNC value of 1001b. On a single mode DMA device, the 8237 will re-arbitrate after every transfer. Only demand mode DMA devices can be assured that they will receive the next START indication from the PCH.

**Note:** Indicating a 0000b or 1010b encoding on the SYNC field of an odd byte of a 16-bit channel (first byte of a 16-bit transfer) is an error condition.

**Note:** The host stops the transfer on the LPC bus as indicated, fills the upper byte with random data on DMA writes (peripheral to memory), and indicates to the 8237 that the DMA transfer occurred, incrementing the 8237's address and decrementing its byte count.

### 5.7.7 SYNC Field / LDRQ# Rules

Since DMA transfers on LPC are requested through an LDRQ# assertion message, and are ended through a SYNC field during the DMA transfer, the peripheral must obey the following rule when initiating back-to-back transfers from a DMA channel.

The peripheral must not assert another message for eight LCLKs after a de-assertion is indicated through the SYNC field. This is needed to allow the 8237, that typically runs off a much slower internal clock, to see a message de-asserted before it is re-asserted so that it can arbitrate to the next agent.



Under default operation, the host only performs 8-bit transfers on 8-bit channels and 16-bit transfers on 16-bit channels.

The method by which this communication between host and peripheral through system BIOS is performed is beyond the scope of this specification. Since the LPC host and LPC peripheral are motherboard devices, no “plug-n-play” registry is required.

The peripheral must not assume that the host is able to perform transfer sizes that are larger than the size allowed for the DMA channel, and be willing to accept a SIZE field that is smaller than what it may currently have buffered.

To that end, it is recommended that future devices that may appear on the LPC bus, that require higher bandwidth than 8-bit or 16-bit DMA allow, do so with a bus mastering interface and not rely on the 8237.

## 5.8 8254 Timers (D31:F0)

The PCH contains three counters that have fixed uses. All registers and functions associated with the 8254 timers are in the core well. The 8254 unit is clocked by a 14.318 MHz clock.

### Counter 0, System Timer

This counter functions as the system timer by controlling the state of IRQ0 and is typically programmed for Mode 3 operation. The counter produces a square wave with a period equal to the product of the counter period (838 ns) and the initial count value. The counter loads the initial count value 1 counter period after software writes the count value to the counter I/O address. The counter initially asserts IRQ0 and decrements the count value by two each counter period. The counter negates IRQ0 when the count value reaches 0. It then reloads the initial count value and again decrements the initial count value by two each counter period. The counter then asserts IRQ0 when the count value reaches 0, reloads the initial count value, and repeats the cycle, alternately asserting and negating IRQ0.

### Counter 1, Refresh Request Signal

This counter provides the refresh request signal and is typically programmed for Mode 2 operation and only impacts the period of the REF\_TOGGLE bit in Port 61. The initial count value is loaded one counter period after being written to the counter I/O address. The REF\_TOGGLE bit will have a square wave behavior (alternate between 0 and 1) and will toggle at a rate based on the value in the counter. Programming the counter to anything other than Mode 2 will result in undefined behavior for the REF\_TOGGLE bit.

### Counter 2, Speaker Tone

This counter provides the speaker tone and is typically programmed for Mode 3 operation. The counter provides a speaker frequency equal to the counter clock frequency (1.193 MHz) divided by the initial count value. The speaker must be enabled by a write to port 061h (see NMI Status and Control ports).

### 5.8.1 Timer Programming

The counter/timers are programmed in the following fashion:

1. Write a control word to select a counter.
2. Write an initial count for that counter.
3. Load the least and/or most significant bytes (as required by Control Word Bits 5, 4) of the 16-bit counter.
4. Repeat with other counters.



Only two conventions need to be observed when programming the counters. First, for each counter, the control word must be written before the initial count is written. Second, the initial count must follow the count format specified in the control word (least significant byte only, most significant byte only, or least significant byte and then most significant byte).

A new initial count may be written to a counter at any time without affecting the counter's programmed mode. Counting is affected as described in the mode definitions. The new count must follow the programmed count format.

If a counter is programmed to read/write two-byte counts, the following precaution applies: A program must not transfer control between writing the first and second byte to another routine which also writes into that same counter. Otherwise, the counter will be loaded with an incorrect count.

The Control Word Register at port 43h controls the operation of all three counters. Several commands are available:

- **Control Word Command.** Specifies which counter to read or write, the operating mode, and the count format (binary or BCD).
- **Counter Latch Command.** Latches the current count so that it can be read by the system. The countdown process continues.
- **Read Back Command.** Reads the count value, programmed mode, the current state of the OUT pins, and the state of the Null Count Flag of the selected counter.

Table 5-10 lists the six operating modes for the interval counters.

**Table 5-10. Counter Operating Modes**

Mode	Function	Description
0	Out signal on end of count (=0)	Output is 0. When count goes to 0, output goes to 1 and stays at 1 until counter is reprogrammed.
1	Hardware retriggerable one-shot	Output is 0. When count goes to 0, output goes to 1 for one clock time.
2	Rate generator (divide by n counter)	Output is 1. Output goes to 0 for one clock time, then back to 1 and counter is reloaded.
3	Square wave output	Output is 1. Output goes to 0 when counter rolls over, and counter is reloaded. Output goes to 1 when counter rolls over, and counter is reloaded, etc.
4	Software triggered strobe	Output is 1. Output goes to 0 when count expires for one clock time.
5	Hardware triggered strobe	Output is 1. Output goes to 0 when count expires for one clock time.

## 5.8.2 Reading from the Interval Timer

It is often desirable to read the value of a counter without disturbing the count in progress. There are three methods for reading the counters: a simple read operation, counter Latch command, and the Read-Back command. Each is explained below.

With the simple read and counter latch command methods, the count must be read according to the programmed format; specifically, if the counter is programmed for two byte counts, two bytes must be read. The two bytes do not have to be read one right after the other. Read, write, or programming operations for other counters may be inserted between them.



### 5.8.2.1 Simple Read

The first method is to perform a simple read operation. The counter is selected through Port 40h (Counter 0), 41h (Counter 1), or 42h (Counter 2).

**Note:** Performing a direct read from the counter does not return a determinate value, because the counting process is asynchronous to read operations. However, in the case of Counter 2, the count can be stopped by writing to the GATE bit in Port 61h.

### 5.8.2.2 Counter Latch Command

The Counter Latch command, written to Port 43h, latches the count of a specific counter at the time the command is received. This command is used to ensure that the count read from the counter is accurate, particularly when reading a two-byte count. The count value is then read from each counter's Count register as was programmed by the Control register.

The count is held in the latch until it is read or the counter is reprogrammed. The count is then unlatched. This allows reading the contents of the counters on the fly without affecting counting in progress. Multiple Counter Latch Commands may be used to latch more than one counter. Counter Latch commands do not affect the programmed mode of the counter in any way.

If a Counter is latched and then, some time later, latched again before the count is read, the second Counter Latch command is ignored. The count read is the count at the time the first Counter Latch command was issued.

### 5.8.2.3 Read Back Command

The Read Back command, written to Port 43h, latches the count value, programmed mode, and current states of the OUT pin and Null Count flag of the selected counter or counters. The value of the counter and its status may then be read by I/O access to the counter address.

The Read Back command may be used to latch multiple counter outputs at one time. This single command is functionally equivalent to several counter latch commands, one for each counter latched. Each counter's latched count is held until it is read or reprogrammed. Once read, a counter is unlatched. The other counters remain latched until they are read. If multiple count Read Back commands are issued to the same counter without reading the count, all but the first are ignored.

The Read Back command may additionally be used to latch status information of selected counters. The status of a counter is accessed by a read from that counter's I/O port address. If multiple counter status latch operations are performed without reading the status, all but the first are ignored.

Both count and status of the selected counters may be latched simultaneously. This is functionally the same as issuing two consecutive, separate Read Back commands. If multiple count and/or status Read Back commands are issued to the same counters without any intervening reads, all but the first are ignored.

If both count and status of a counter are latched, the first read operation from that counter returns the latched status, regardless of which was latched first. The next one or two reads, depending on whether the counter is programmed for one or two type counts, returns the latched count. Subsequent reads return unlatched count.



## 5.9 8259 Programmable Interrupt Controllers (PIC) (D31:F0)

The PCH incorporates the functionality of two 8259 interrupt controllers that provide system interrupts for the ISA compatible interrupts. These interrupts can include: system timer, keyboard controller, serial ports, parallel ports, floppy disk, mouse, and DMA channels. In addition, this interrupt controller can support the PCI based interrupts, by mapping the PCI interrupt onto the compatible ISA interrupt line. Each 8259 controller supports eight interrupts, numbered 0–7. [Table 5-11](#) shows how the controllers are connected.

**Table 5-11. Interrupt Controller Connections**

8259	8259 Input	Typical Interrupt Source	Connected Pin / Function
Master	0	Internal	Internal Timer / Counter 0 output / HPET #0
	1	Keyboard	IRQ1 using SERIRQ
	2	Internal	Slave controller INTR output
	3	Serial Port A	IRQ3 using SERIRQ,
	4	Serial Port B	IRQ4 using SERIRQ, PIRQ#
	5	Parallel Port / Generic	IRQ5 using SERIRQ, PIRQ#
	6	Floppy Disk	IRQ6 using SERIRQ, PIRQ#
	7	Parallel Port / Generic	IRQ7 using SERIRQ, PIRQ#
Slave	0	Internal Real Time Clock	Internal RTC / HPET #1
	1	Generic	IRQ9 using SERIRQ, SCI, TCO, or PIRQ#
	2	Generic	IRQ10 using SERIRQ, SCI, TCO, or PIRQ#
	3	Generic	IRQ11 using SERIRQ, SCI, TCO, or PIRQ#, or HPET #2
	4	PS/2 Mouse	IRQ12 using SERIRQ, SCI, TCO, or PIRQ#, or HPET #3
	5	Internal	State Machine output based on processor FERR# assertion. May optionally be used for SCI or TCO interrupt if FERR# not needed.
	6	SATA	SATA Primary (legacy mode), or using SERIRQ or PIRQ#
	7	SATA	SATA Secondary (legacy mode) or using SERIRQ or PIRQ#

The PCH cascades the slave controller onto the master controller through master controller interrupt input 2. This means there are only 15 possible interrupts for the PCH PIC.

Interrupts can individually be programmed to be edge or level, except for IRQ0, IRQ2, IRQ8#, and IRQ13.

**Note:**

Active-low interrupt sources (such as, the PIRQ#s) are inverted inside the PCH. In the following descriptions of the 8259s, the interrupt levels are in reference to the signals at the internal interface of the 8259s, after the required inversions have occurred. Therefore, the term “high” indicates “active,” which means “low” on an originating PIRQ#.

## 5.9.1 Interrupt Handling

### 5.9.1.1 Generating Interrupts

The PIC interrupt sequence involves three bits, from the IRR, ISR, and IMR, for each interrupt level. These bits are used to determine the interrupt vector returned, and status of any other pending interrupts. Table 5-12 defines the IRR, ISR, and IMR.

**Table 5-12. Interrupt Status Registers**

Bit	Description
IRR	<b>Interrupt Request Register.</b> This bit is set on a low to high transition of the interrupt line in edge mode, and by an active high level in level mode. This bit is set whether or not the interrupt is masked. However, a masked interrupt will not generate INTR.
ISR	<b>Interrupt Service Register.</b> This bit is set, and the corresponding IRR bit cleared, when an interrupt acknowledge cycle is seen, and the vector returned is for that interrupt.
IMR	<b>Interrupt Mask Register.</b> This bit determines whether an interrupt is masked. Masked interrupts will not generate INTR.

### 5.9.1.2 Acknowledging Interrupts

The processor generates an interrupt acknowledge cycle that is translated by the host bridge into a PCI Interrupt Acknowledge Cycle to the PCH. The PIC translates this command into two internal INTA# pulses expected by the 8259 cores. The PIC uses the first internal INTA# pulse to freeze the state of the interrupts for priority resolution. On the second INTA# pulse, the master or slave sends the interrupt vector to the processor with the acknowledged interrupt code. This code is based upon Bits [7:3] of the corresponding ICW2 register, combined with three bits representing the interrupt within that controller.

**Table 5-13. Content of Interrupt Vector Byte**

Master, Slave Interrupt	Bits [7:3]	Bits [2:0]
IRQ7,15	ICW2[7:3]	111
IRQ6,14		110
IRQ5,13		101
IRQ4,12		100
IRQ3,11		011
IRQ2,10		010
IRQ1,9		001
IRQ0,8		000

### 5.9.1.3 Hardware/Software Interrupt Sequence

1. One or more of the Interrupt Request lines (IRQ) are raised high in edge mode, or seen high in level mode, setting the corresponding IRR bit.
2. The PIC sends INTR active to the processor if an asserted interrupt is not masked.
3. The processor acknowledges the INTR and responds with an interrupt acknowledge cycle. The cycle is translated into a PCI interrupt acknowledge cycle by the host bridge. This command is broadcast over PCI by the PCH.
4. Upon observing its own interrupt acknowledge cycle on PCI, the PCH converts it into the two cycles that the internal 8259 pair can respond to. Each cycle appears as an interrupt acknowledge pulse on the internal INTA# pin of the cascaded interrupt controllers.





5. Upon receiving the first internally generated INTA# pulse, the highest priority ISR bit is set and the corresponding IRR bit is reset. On the trailing edge of the first pulse, a slave identification code is broadcast by the master to the slave on a private, internal three bit wide bus. The slave controller uses these bits to determine if it must respond with an interrupt vector during the second INTA# pulse.
6. Upon receiving the second internally generated INTA# pulse, the PIC returns the interrupt vector. If no interrupt request is present because the request was too short in duration, the PIC returns vector 7 from the master controller.
7. This completes the interrupt cycle. In AEOI mode the ISR bit is reset at the end of the second INTA# pulse. Otherwise, the ISR bit remains set until an appropriate EOI command is issued at the end of the interrupt subroutine.

## 5.9.2 Initialization Command Words (ICWx)

Before operation can begin, each 8259 must be initialized. In the PCH, this is a four byte sequence. The four initialization command words are referred to by their acronyms: ICW1, ICW2, ICW3, and ICW4.

The base address for each 8259 initialization command word is a fixed location in the I/O memory space: 20h for the master controller, and A0h for the slave controller.

### 5.9.2.1 ICW1

An I/O write to the master or slave controller base address with data bit 4 equal to 1 is interpreted as a write to ICW1. Upon sensing this write, the PCH's PIC expects three more byte writes to 21h for the master controller, or A1h for the slave controller, to complete the ICW sequence.

A write to ICW1 starts the initialization sequence during which the following automatically occur:

1. Following initialization, an interrupt request (IRQ) input must make a low-to-high transition to generate an interrupt.
2. The Interrupt Mask Register is cleared.
3. IRQ7 input is assigned priority 7.
4. The slave mode address is set to 7.
5. Special mask mode is cleared and Status Read is set to IRR.

### 5.9.2.2 ICW2

The second write in the sequence (ICW2) is programmed to provide bits [7:3] of the interrupt vector that will be released during an interrupt acknowledge. A different base is selected for each interrupt controller.

### 5.9.2.3 ICW3

The third write in the sequence (ICW3) has a different meaning for each controller.

- For the master controller, ICW3 is used to indicate which IRQ input line is used to cascade the slave controller. Within the PCH, IRQ2 is used. Therefore, Bit 2 of ICW3 on the master controller is set to a 1, and the other bits are set to 0s.
- For the slave controller, ICW3 is the slave identification code used during an interrupt acknowledge cycle. On interrupt acknowledge cycles, the master controller broadcasts a code to the slave controller if the cascaded interrupt won arbitration on the master controller. The slave controller compares this



identification code to the value stored in its ICW3, and if it matches, the slave controller assumes responsibility for broadcasting the interrupt vector.

#### 5.9.2.4 ICW4

The final write in the sequence (ICW4) must be programmed for both controllers. At the very least, Bit 0 must be set to a 1 to indicate that the controllers are operating in an Intel Architecture-based system.

### 5.9.3 Operation Command Words (OCW)

These command words reprogram the Interrupt controller to operate in various interrupt modes.

- OCW1 masks and unmasks interrupt lines.
- OCW2 controls the rotation of interrupt priorities when in rotating priority mode, and controls the EOI function.
- OCW3 sets up ISR/IRR reads, enables/disables the special mask mode (SMM), and enables/disables polled interrupt mode.

### 5.9.4 Modes of Operation

#### 5.9.4.1 Fully Nested Mode

In this mode, interrupt requests are ordered in priority from 0 through 7, with 0 being the highest. When an interrupt is acknowledged, the highest priority request is determined and its vector placed on the bus. Additionally, the ISR for the interrupt is set. This ISR bit remains set until: the processor issues an EOI command immediately before returning from the service routine; or if in AEOI mode, on the trailing edge of the second INTA#. While the ISR bit is set, all further interrupts of the same or lower priority are inhibited, while higher levels generate another interrupt. Interrupt priorities can be changed in the rotating priority mode.

#### 5.9.4.2 Special Fully-Nested Mode

This mode is used in the case of a system where cascading is used, and the priority has to be conserved within each slave. In this case, the special fully-nested mode is programmed to the master controller. This mode is similar to the fully-nested mode with the following exceptions:

- When an interrupt request from a certain slave is in service, this slave is not locked out from the master's priority logic and further interrupt requests from higher priority interrupts within the slave are recognized by the master and initiate interrupts to the processor. In the normal-nested mode, a slave is masked out when its request is in service.
- When exiting the Interrupt Service routine, software has to check whether the interrupt serviced was the only one from that slave. This is done by sending a Non-Specific EOI command to the slave and then reading its ISR. If it is 0, a non-specific EOI can also be sent to the master.

#### 5.9.4.3 Automatic Rotation Mode (Equal Priority Devices)

In some applications, there are a number of interrupting devices of equal priority. Automatic rotation mode provides for a sequential 8-way rotation. In this mode, a device receives the lowest priority after being serviced. In the worst case, a device requesting an interrupt has to wait until each of seven other devices are serviced at most once.



There are two ways to accomplish automatic rotation using OCW2; the Rotation on Non-Specific EOI Command (R=1, SL=0, EOI=1) and the rotate in automatic EOI mode which is set by (R=1, SL=0, EOI=0).

#### 5.9.4.4 Specific Rotation Mode (Specific Priority)

Software can change interrupt priorities by programming the bottom priority. For example, if IRQ5 is programmed as the bottom priority device, then IRQ6 is the highest priority device. The Set Priority Command is issued in OCW2 to accomplish this, where: R=1, SL=1, and LO-L2 is the binary priority level code of the bottom priority device.

In this mode, internal status is updated by software control during OCW2. However, it is independent of the EOI command. Priority changes can be executed during an EOI command by using the Rotate on Specific EOI Command in OCW2 (R=1, SL=1, EOI=1 and LO-L2=IRQ level to receive bottom priority.

#### 5.9.4.5 Poll Mode

Poll mode can be used to conserve space in the interrupt vector table. Multiple interrupts that can be serviced by one interrupt service routine do not need separate vectors if the service routine uses the poll command. Poll mode can also be used to expand the number of interrupts. The polling interrupt service routine can call the appropriate service routine, instead of providing the interrupt vectors in the vector table. In this mode, the INTR output is not used and the microprocessor internal Interrupt Enable flip-flop is reset, disabling its interrupt input. Service to devices is achieved by software using a Poll command.

The Poll command is issued by setting P=1 in OCW3. The PIC treats its next I/O read as an interrupt acknowledge, sets the appropriate ISR bit if there is a request, and reads the priority level. Interrupts are frozen from the OCW3 write to the I/O read. The byte returned during the I/O read contains a 1 in Bit 7 if there is an interrupt, and the binary code of the highest priority level in Bits 2:0.

#### 5.9.4.6 Edge and Level Triggered Mode

In ISA systems this mode is programmed using Bit 3 in ICW1, which sets level or edge for the entire controller. In the PCH, this bit is disabled and a register for edge and level triggered mode selection, per interrupt input, is included. This is the Edge/Level control Registers ELCR1 and ELCR2.

If an ELCR bit is 0, an interrupt request will be recognized by a low-to-high transition on the corresponding IRQ input. The IRQ input can remain high without generating another interrupt. If an ELCR bit is 1, an interrupt request will be recognized by a high level on the corresponding IRQ input and there is no need for an edge detection. The interrupt request must be removed before the EOI command is issued to prevent a second interrupt from occurring.

In both the edge and level triggered modes, the IRQ inputs must remain active until after the falling edge of the first internal INTA#. If the IRQ input goes inactive before this time, a default IRQ7 vector is returned.

#### 5.9.4.7 End of Interrupt (EOI) Operations

An EOI can occur in one of two fashions: by a command word write issued to the PIC before returning from a service routine, the EOI command; or automatically when AEIOI bit in ICW4 is set to 1.

#### 5.9.4.8 Normal End of Interrupt

In normal EOI, software writes an EOI command before leaving the interrupt service routine to mark the interrupt as completed. There are two forms of EOI commands: Specific and Non-Specific. When a Non-Specific EOI command is issued, the PIC clears the highest ISR bit of those that are set to 1. Non-Specific EOI is the normal mode of operation of the PIC within the PCH, as the interrupt being serviced currently is the interrupt entered with the interrupt acknowledge. When the PIC is operated in modes that preserve the fully nested structure, software can determine which ISR bit to clear by issuing a Specific EOI. An ISR bit that is masked is not cleared by a Non-Specific EOI if the PIC is in the special mask mode. An EOI command must be issued for both the master and slave controller.

#### 5.9.4.9 Automatic End of Interrupt Mode

In this mode, the PIC automatically performs a Non-Specific EOI operation at the trailing edge of the last interrupt acknowledge pulse. From a system standpoint, this mode should be used only when a nested multi-level interrupt structure is not required within a single PIC. The AEOI mode can only be used in the master controller and not the slave controller.

### 5.9.5 Masking Interrupts

#### 5.9.5.1 Masking on an Individual Interrupt Request

Each interrupt request can be masked individually by the Interrupt Mask Register (IMR). This register is programmed through OCW1. Each bit in the IMR masks one interrupt channel. Masking IRQ2 on the master controller masks all requests for service from the slave controller.

#### 5.9.5.2 Special Mask Mode

Some applications may require an interrupt service routine to dynamically alter the system priority structure during its execution under software control. For example, the routine may wish to inhibit lower priority requests for a portion of its execution but enable some of them for another portion.

The special mask mode enables all interrupts not masked by a bit set in the Mask register. Normally, when an interrupt service routine acknowledges an interrupt without issuing an EOI to clear the ISR bit, the interrupt controller inhibits all lower priority requests. In the special mask mode, any interrupts may be selectively enabled by loading the Mask Register with the appropriate pattern. The special mask mode is set by OCW3 where: SSMM=1, SMM=1, and cleared where SSMM=1, SMM=0.

### 5.9.6 Steering PCI Interrupts

The PCH can be programmed to allow PIRQA#-PIRQH# to be routed internally to interrupts 3-7, 9-12, 14 or 15. The assignment is programmable through the PIRQx Route Control registers, located at 60-63h and 68-6Bh in D31:F0. One or more PIRQx# lines can be routed to the same IRQx input. If interrupt steering is not required, the Route registers can be programmed to disable steering.

The PIRQx# lines are defined as active low, level sensitive to allow multiple interrupts on a PCI board to share a single line across the connector. When a PIRQx# is routed to specified IRQ line, software must change the IRQ's corresponding ELCR bit to level sensitive mode. The PCH internally inverts the PIRQx# line to send an active high level



to the PIC. When a PCI interrupt is routed onto the PIC, the selected IRQ can no longer be used by an active high device (through SERIRQ). However, active low interrupts can share their interrupt with PCI interrupts.

Internal sources of the PIRQs, including SCI and TCO interrupts, cause the external PIRQ to be asserted. The PCH receives the PIRQ input, like all of the other external sources, and routes it accordingly.

## 5.10 Advanced Programmable Interrupt Controller (APIC) (D31:F0)

In addition to the standard ISA-compatible PIC described in the previous section, the PCH incorporates the APIC. While the standard interrupt controller is intended for use in a uni-processor system, APIC can be used in either a uni-processor or multi-processor system.

### 5.10.1 Interrupt Handling

The I/O APIC handles interrupts very differently than the 8259. Briefly, these differences are:

- **Method of Interrupt Transmission.** The I/O APIC transmits interrupts through memory writes on the normal data path to the processor, and interrupts are handled without the need for the processor to run an interrupt acknowledge cycle.
- **Interrupt Priority.** The priority of interrupts in the I/O APIC is independent of the interrupt number. For example, interrupt 10 can be given a higher priority than interrupt 3.
- **More Interrupts.** The I/O APIC in the PCH supports a total of 24 interrupts.
- **Multiple Interrupt Controllers.** The I/O APIC architecture allows for multiple I/O APIC devices in the system with their own interrupt vectors.

### 5.10.2 Interrupt Mapping

The I/O APIC within the PCH supports 24 APIC interrupts. Each interrupt has its own unique vector assigned by software. The interrupt vectors are mapped as follows.

**Table 5-14. APIC Interrupt Mapping<sup>1</sup> (Sheet 1 of 2)**

IRQ #	Using SERIRQ	Direct from Pin	Using PCI Message	Internal Modules
0	No	No	No	Cascade from 8259 #1
1	Yes	No	Yes	
2	No	No	No	8254 Counter 0, HPET #0 (legacy mode)
3	Yes	No	Yes	
4	Yes	No	Yes	
5	Yes	No	Yes	
6	Yes	No	Yes	
7	Yes	No	Yes	
8	No	No	No	RTC, HPET #1 (legacy mode)
9	Yes	No	Yes	Option for SCI, TCO
10	Yes	No	Yes	Option for SCI, TCO



Table 5-14. APIC Interrupt Mapping<sup>1</sup> (Sheet 2 of 2)

IRQ #	Using SERIRQ	Direct from Pin	Using PCI Message	Internal Modules
11	Yes	No	Yes	HPET #2, Option for SCI, TCO (Note2)
12	Yes	No	Yes	HPET #3 (Note 3)
13	No	No	No	FERR# logic
14	Yes	No	Yes	SATA Primary (legacy mode)
15	Yes	No	Yes	SATA Secondary (legacy mode)
16	PIRQA#	PIRQA#	Yes	Internal devices are routable; see Section 10.1.26 though Section 10.1.43.
17	PIRQB#	PIRQB#		
18	PIRQC#	PIRQC#		
19	PIRQD#	PIRQD#		
20	N/A	PIRQE# <sup>4</sup>	Yes	Option for SCI, TCO, HPET #0,1,2, 3. Other internal devices are routable; see Section 10.1.26 though Section 10.1.43.
21	N/A	PIRQF# <sup>4</sup>		
22	N/A	PIRQG# <sup>4</sup>		
23	N/A	PIRQH# <sup>4</sup>		

**Notes:**

1. When programming the polarity of internal interrupt sources on the APIC, interrupts 0 through 15 receive active-high internal interrupt sources, while interrupts 16 through 23 receive active-low internal interrupt sources.
2. If IRQ 11 is used for HPET #2, software should ensure IRQ 11 is not shared with any other devices to ensure the proper operation of HPET #2. The PCH hardware does not prevent sharing of IRQ 11.
3. If IRQ 12 is used for HPET #3, software should ensure IRQ 12 is not shared with any other devices to ensure the proper operation of HPET #3. The PCH hardware does not prevent sharing of IRQ 12.
4. PIRQ[E:H] are Multiplexed with GPIO pins. Interrupts PIRQ[E:H] will not be exposed if they are configured as GPIOs.

### 5.10.3 PCI/PCI Express\* Message-Based Interrupts

When external devices through PCI/PCI Express wish to generate an interrupt, they will send the message defined in the *PCI Express\* Base Specification*, Revision 2.0 for generating INTA# – INTD#. These will be translated internal assertions/de-assertions of INTA# – INTD#.

### 5.10.4 IOxAPIC Address Remapping

To support Intel VT, interrupt messages are required to go through similar address remapping as any other memory request. Address remapping allows for domain isolation for interrupts, so a device assigned in one domain is not allowed to generate an interrupt to another domain.

The address remapping is based on the Bus: Device: Function field associated with the requests. The internal APIC is required to initiate the interrupt message using a unique Bus: Device: Function.

The PCH allows BIOS to program the unique Bus: Device: Function address for the internal APIC. This address field does not change the APIC functionality and the APIC is not promoted as a stand-alone PCI device. See Device 31: Function 0 Offset 6Ch for additional information.



### 5.10.5 External Interrupt Controller Support

The PCH supports external APICs off of PCI Express ports but does not support APICs on the PCI bus. The EOI special cycle is only forwarded to PCI Express ports.

## 5.11 Serial Interrupt (D31:F0)

The PCH supports a serial IRQ scheme. This allows a single signal to be used to report interrupt requests. The signal used to transmit this information is shared between the PCH and all participating peripherals. The signal line, SERIRQ, is synchronous to PCI clock, and follows the sustained tri-state protocol that is used by all PCI signals. This means that if a device has driven SERIRQ low, it will first drive it high synchronous to PCI clock and release it the following PCI clock. The serial IRQ protocol defines this sustained tri-state signaling in the following fashion:

- **S – Sample Phase.** Signal driven low
- **R – Recovery Phase.** Signal driven high
- **T – Turn-around Phase.** Signal released

The PCH supports a message for 21 serial interrupts. These represent the 15 ISA interrupts (IRQ0–1, 3–15), the four PCI interrupts, and the control signals SMI# and IOCHK#. The serial IRQ protocol does not support the additional APIC interrupts (20–23).

**Note:** When the SATA controller is configured for legacy IDE mode, IRQ14 and IRQ15 are expected to behave as ISA legacy interrupts that cannot be shared (that is, through the Serial Interrupt pin). If IRQ14 and IRQ15 are shared with Serial Interrupt pin then abnormal system behavior may occur. For example, IRQ14/15 may not be detected by the PCH's interrupt controller. When the SATA controller is not running in Native IDE mode, IRQ14 and IRQ15 are used as special interrupts. If the SATA controller is in native mode, these interrupts can be mapped to other devices accordingly.

### 5.11.1 Start Frame

The serial IRQ protocol has two modes of operation which affect the start frame. These two modes are: Continuous, where the PCH is solely responsible for generating the start frame; and Quiet, where a serial IRQ peripheral is responsible for beginning the start frame.

The mode that must first be entered when enabling the serial IRQ protocol is continuous mode. In this mode, the PCH asserts the start frame. This start frame is 4, 6, or 8 PCI clocks wide based upon the Serial IRQ Control Register, bits 1:0 at 64h in D31:F0 configuration space. This is a polling mode.

When the serial IRQ stream enters quiet mode (signaled in the Stop Frame), the SERIRQ line remains inactive and pulled up between the Stop and Start Frame until a peripheral drives the SERIRQ signal low. The PCH senses the line low and continues to drive it low for the remainder of the Start Frame. Since the first PCI clock of the start frame was driven by the peripheral in this mode, the PCH drives the SERIRQ line low for 1 PCI clock less than in continuous mode. This mode of operation allows for a quiet, and therefore lower power, operation.

### 5.11.2 Data Frames

Once the Start frame has been initiated, all of the SERIRQ peripherals must start counting frames based on the rising edge of SERIRQ. Each of the IRQ/DATA frames has exactly 3 phases of 1 clock each:



- **Sample Phase.** During this phase, the SERIRQ device drives SERIRQ low if the corresponding interrupt signal is low. If the corresponding interrupt is high, then the SERIRQ devices tri-state the SERIRQ signal. The SERIRQ line remains high due to pull-up resistors (there is no internal pull-up resistor on this signal, an external pull-up resistor is required). A low level during the IRQ0–1 and IRQ2–15 frames indicates that an active-high ISA interrupt is not being requested, but a low level during the PCI INT[A:D], SMI#, and IOCHK# frame indicates that an active-low interrupt is being requested.
- **Recovery Phase.** During this phase, the device drives the SERIRQ line high if in the Sample Phase it was driven low. If it was not driven in the sample phase, it is tri-stated in this phase.
- **Turn-around Phase.** The device tri-states the SERIRQ line

### 5.11.3 Stop Frame

After all data frames, a Stop Frame is driven by the PCH. The SERIRQ signal is driven low by the PCH for 2 or 3 PCI clocks. The number of clocks is determined by the SERIRQ configuration register. The number of clocks determines the next mode.

Table 5-15. Stop Frame Explanation

Stop Frame Width	Next Mode
2 PCI clocks	<b>Quiet Mode.</b> Any SERIRQ device may initiate a Start Frame
3 PCI clocks	<b>Continuous Mode.</b> Only the host (the PCH) may initiate a Start Frame

### 5.11.4 Specific Interrupts Not Supported Using SERIRQ

There are three interrupts seen through the serial stream that are not supported by the PCH. These interrupts are generated internally, and are not sharable with other devices within the system. These interrupts are:

- IRQ0. Heartbeat interrupt generated off of the internal 8254 counter 0.
- IRQ8#. RTC interrupt can only be generated internally.
- IRQ13. Floating point error interrupt generated off of the processor assertion of FERR#.

The PCH ignores the state of these interrupts in the serial stream, and does not adjust their level based on the level seen in the serial stream.

### 5.11.5 Data Frame Format

Table 5-16 shows the format of the data frames. For the PCI interrupts (A–D), the output from the PCH is AND'd with the PCI input signal. This way, the interrupt can be signaled using both the PCI interrupt input signal and using the SERIRQ signal (they are shared).

Table 5-16. Data Frame Format (Sheet 1 of 2)

Data Frame #	Interrupt	Clocks Past Start Frame	Comment
1	IRQ0	2	Ignored. IRQ0 can only be generated using the internal 8524
2	IRQ1	5	
3	SMI#	8	Causes SMI# if low. Will set the SERIRQ_SMI_STS bit.
4	IRQ3	11	





Table 5-16. Data Frame Format (Sheet 2 of 2)

Data Frame #	Interrupt	Clocks Past Start Frame	Comment
5	IRQ4	14	
6	IRQ5	17	
7	IRQ6	20	
8	IRQ7	23	
9	IRQ8	26	Ignored. IRQ8# can only be generated internally.
10	IRQ9	29	
11	IRQ10	32	
12	IRQ11	35	
13	IRQ12	38	
14	IRQ13	41	Ignored. IRQ13 can only be generated from FERR#
15	IRQ14	44	Not attached to SATA logic
16	IRQ15	47	Not attached to SATA logic
17	IOCHCK#	50	Same as ISA IOCHCK# going active.
18	PCI INTA#	53	Drive PIRQA#
19	PCI INTB#	56	Drive PIRQB#
20	PCI INTC#	59	Drive PIRQC#
21	PCI INTD#	62	Drive PIRQD#

## 5.12 Real Time Clock (D31:F0)

The Real Time Clock (RTC) module provides a battery backed-up date and time keeping device with two banks of static RAM with 128 bytes each, although the first bank has 114 bytes for general purpose usage. Three interrupt features are available: time of day alarm with once a second to once a month range, periodic rates of 122  $\mu$ s to 500 ms, and end of update cycle notification. Seconds, minutes, hours, days, day of week, month, and year are counted. Daylight savings compensation is no longer supported. The hour is represented in twelve or twenty-four hour format, and data can be represented in BCD or binary format. The design is functionally compatible with the Motorola MS146818B. The time keeping comes from a 32.768 kHz oscillating source, which is divided to achieve an update every second. The lower 14 bytes on the lower RAM block has very specific functions. The first ten are for time and date information. The next four (0Ah to 0Dh) are registers, which configure and report RTC functions.

The time and calendar data should match the data mode (BCD or binary) and hour mode (12 or 24 hour) as selected in register B. It is up to the programmer to make sure that data stored in these locations is within the reasonable values ranges and represents a possible date and time. The exception to these ranges is to store a value of C0–FFh in the Alarm bytes to indicate a don't care situation. All Alarm conditions must match to trigger an Alarm Flag, which could trigger an Alarm Interrupt if enabled. The SET bit must be 1 while programming these locations to avoid clashes with an update cycle. Access to time and date information is done through the RAM locations. If a RAM read from the ten time and date bytes is attempted during an update cycle, the value read do not necessarily represent the true contents of those locations. Any RAM writes under the same conditions are ignored.

**Note:** The leap year determination for adding a 29th day to February does not take into account the end-of-the-century exceptions. The logic simply assumes that all years divisible by 4 are leap years. According to the Royal Observatory Greenwich, years that



are divisible by 100 are typically not leap years. In every fourth century (years divisible by 400, like 2000), the 100-year-exception is over-ridden and a leap-year occurs. Note that the year 2100 will be the first time in which the current RTC implementation would incorrectly calculate the leap-year.

The PCH does not implement month/year alarms.

### 5.12.1 Update Cycles

An update cycle occurs once a second, if the SET bit of register B is not asserted and the divide chain is properly configured. During this procedure, the stored time and date are incremented, overflow is checked, a matching alarm condition is checked, and the time and date are rewritten to the RAM locations. The update cycle will start at least 488  $\mu$ s after the UIP bit of register A is asserted, and the entire cycle does not take more than 1984  $\mu$ s to complete. The time and date RAM locations (0–9) are disconnected from the external bus during this time.

To avoid update and data corruption conditions, external RAM access to these locations can safely occur at two times. When a updated-ended interrupt is detected, almost 999 ms is available to read and write the valid time and date data. If the UIP bit of Register A is detected to be low, there is at least 488  $\mu$ s before the update cycle begins.

**Warning:** The overflow conditions for leap years adjustments are based on more than one date or time item. To ensure proper operation when adjusting the time, the new time and data values should be set at least two seconds before leap year occurs.

### 5.12.2 Interrupts

The real-time clock interrupt is internally routed within the PCH both to the I/O APIC and the 8259. It is mapped to interrupt vector 8. This interrupt does not leave the PCH, nor is it shared with any other interrupt. IRQ8# from the SERIRQ stream is ignored. However, the High Performance Event Timers can also be mapped to IRQ8#; in this case, the RTC interrupt is blocked.

### 5.12.3 Lockable RAM Ranges

The RTC battery-backed RAM supports two 8-byte ranges that can be locked using the configuration space. If the locking bits are set, the corresponding range in the RAM will not be readable or writable. A write cycle to those locations will have no effect. A read cycle to those locations will not return the location's actual value (resultant value is undefined).

Once a range is locked, the range can be unlocked only by a hard reset, which will invoke the BIOS and allow it to relock the RAM range.

### 5.12.4 Century Rollover

The PCH detects a rollover when the Year byte (RTC I/O space, index Offset 09h) transitions from 99 to 00. Upon detecting the rollover, the PCH sets the NEWCENTURY\_STS bit (TCOBASE + 04h, Bit 7). If the system is in an S0 state, this causes an SMI#. The SMI# handler can update registers in the RTC RAM that are associated with century value. If the system is in a sleep state (S1–S5) when the century rollover occurs, the PCH also sets the NEWCENTURY\_STS bit, but no SMI# is generated. When the system resumes from the sleep state, BIOS should check the NEWCENTURY\_STS bit and update the century value in the RTC RAM.



## 5.12.5 Clearing Battery-Backed RTC RAM

Clearing CMOS RAM in a PCH-based platform can be done by using a jumper on RTCRST# or GPI. Implementations should not attempt to clear CMOS by using a jumper to pull VccRTC low.

### Using RTCRST# to Clear CMOS

A jumper on RTCRST# can be used to clear CMOS values, as well as reset to default, the state of those configuration bits that reside in the RTC power well. When the RTCRST# is strapped to ground, the RTC\_PWR\_STS bit (D31:F0:A4h Bit 2) will be set and those configuration bits in the RTC power well will be set to their default state. BIOS can monitor the state of this Bit, and manually clear the RTC CMOS array once the system is booted. The normal position would cause RTCRST# to be pulled up through a weak pull-up resistor. Table 5-17 shows which bits are set to their default state when RTCRST# is asserted. This RTCRST# jumper technique allows the jumper to be moved and then replaced—all while the system is powered off. Then, once booted, the RTC\_PWR\_STS can be detected in the set state.

**Note:** RTC RAM memory content such as timing information can not be cleared by RTCRST# assertion. To clear RTC RAM content, one needs to write 0, or remove the RTC battery.

**Table 5-17. Configuration Bits Reset by RTCRST# Assertion (Sheet 1 of 2)**

Bit Name	Register	Location	Bit(s)	Default State
Alarm Interrupt Enable (AIE)	Register B (General Configuration) (RTC_REGB)	I/O space (RTC Index + 0Bh)	5	X
Alarm Flag (AF)	Register C (Flag Register) (RTC_REGC)	I/O space (RTC Index + 0Ch)	5	X
SWSMI_RATE_SEL	General PM Configuration 3 Register GEN_PMCON_3	D31:F0:A4h	7:6	0
SLP_S4# Minimum Assertion Width	General PM Configuration 3 Register GEN_PMCON_3	D31:F0:A4h	5:4	0
SLP_S4# Assertion Stretch Enable	General PM Configuration 3 Register GEN_PMCON_3	D31:F0:A4h	3	0
RTC Power Status (RTC_PWR_STS)	General PM Configuration 3 Register GEN_PMCON_3	D31:F0:A4h	2	0
Power Failure (PWR_FLR)	General PM Configuration 3 Register (GEN_PMCON_3)	D31:F0:A4h	1	0
AFTERG3_EN	General PM Configuration 3 Register GEN_PMCON_3	D31:F0:A4h	0	0
Power Button Override Status (PRBTNOR_STS)	Power Management 1 Status Register (PM1_STS)	PMBase + 00h	11	0
RTC Event Enable (RTC_EN)	Power Management 1 Enable Register (PM1_EN)	PMBase + 02h	10	0
Sleep Type (SLP_TYP)	Power Management 1 Control (PM1_CNT)	PMBase + 04h	12:10	0
PME_EN	General Purpose Event 0 Enables Register (GPE0_EN)	PMBase + 28h	11	0
RI_EN	General Purpose Event 0 Enables Register (GPE0_EN)	PMBase + 28h	8	0

**Table 5-17. Configuration Bits Reset by RTCRST# Assertion (Sheet 2 of 2)**

Bit Name	Register	Location	Bit(s)	Default State
NEWCENTURY_STS	TCO1 Status Register (TCO1_STS)	TCOBase + 04h	7	0
Intruder Detect (INTRD_DET)	TCO2 Status Register (TCO2_STS)	TCOBase + 06h	0	0
Top Swap (TS)	Backed Up Control Register (BUC)	Chipset Config Registers:Offset 3414h	0	X

**Using a GPI to Clear CMOS**

A jumper on a GPI can also be used to clear CMOS values. BIOS would detect the setting of this GPI on system boot-up, and manually clear the CMOS array.

**Note:** The GPI strap technique to clear CMOS requires multiple steps to implement. The system is booted with the jumper in new position, then powered back down. The jumper is replaced back to the normal position, then the system is rebooted again.

**Warning:** Do not implement a jumper on VccRTC to clear CMOS.

## 5.13 Processor Interface (D31:F0)

The PCH interfaces to the processor with following pin-based signals other than DMI:

- Standard Outputs to processor: PROCPWRGD, PM\_SYNC1, PM\_SYNC2, PECCI
- Standard Input from processor: THRMTRIP#

Most PCH outputs to the processor use standard buffers. The PCH has separate V\_PROC\_IO signals that are pulled up at the system level to the processor voltage, and thus determines VOH for the outputs to the processor.

The following processor interface legacy pins were removed from the PCH:

- IGNNE#, STPCLK#, DPSP# , and DPRSLPVR are no longer required on PCH based systems.
- A20M#, SMI#, NMI, INIT#, INTR, FERR#: Functionality has been replaced by in-band Virtual Legacy Wire (VLW) messages. See [Section 5.13.3](#).

### 5.13.1 Processor Interface Signals and VLW Messages

This section describes each of the signals that interface between the PCH and the processor(s). Note that the behavior of some signals may vary during processor reset, as the signals are used for frequency strapping.

#### 5.13.1.1 INIT (Initialization)

The INIT# VLW Message is asserted based on any one of several events described in [Table 5-18](#). When any of these events occur, INIT# is asserted for 16 PCI clocks, then driven high.



Table 5-18. INIT# Going Active

Cause of INIT# Going Active	Comment
Shutdown special cycle from processor observed on PCH-processor interconnect.	INIT assertion based on value of Shutdown Policy Select register (SPS)
PORT92 write, where INIT_NOW (Bit 0) transitions from a 0 to a 1.	
PORTCF9 write, where SYS_RST (Bit 1) was a 0 and RST_CPU (Bit 2) transitions from 0 to 1.	
RCIN# input signal goes low. RCIN# is expected to be driven by the external microcontroller (KBC).	0 to 1 transition on RCIN# must occur before the PCH will arm INIT# to be generated again. <b>Note:</b> RCIN# signal is expected to be low during S3, S4, and S5 states. Transition on the RCIN# signal in those states (or the transition to those states) may not necessarily cause the INIT# signal to be generated to the processor.
Processor BIST	To enter BIST, software sets CPU_BIST_EN bit and then does a full processor reset using the CF9 register.

### 5.13.1.2 FERR# (Numeric Coprocessor Error)

The PCH supports the coprocessor error function with the FERR# message. The function is enabled using the CEN bit. If FERR# is driven active by the processor, IRQ13 goes active (internally). When it detects a write to the COPROC\_ERR register (I/O Register F0h), the PCH negates the internal IRQ13 and IGNNE# will be active. IGNNE# remains active until FERR# is driven inactive. IGNNE# is never driven active unless FERR# is active.

**Note:** IGNNE# (Ignore Numeric Error) is now internally generated by the processor.

### 5.13.1.3 NMI (Non-Maskable Interrupt)

Non-Maskable Interrupts (NMIs) can be generated by several sources, as described in Table 5-19.

Table 5-19. NMI Sources

Cause of NMI	Comment
SERR# goes active (either internally, externally using SERR# signal, or using message from processor)	Can instead be routed to generate an SCI, through the NMI2SCI_EN bit (D31:F0, TCO Base + 08h, Bit 11).
IOCHK# goes active using SERIRQ# stream (ISA system Error)	Can instead be routed to generate an SCI, through the NMI2SCI_EN bit (D31:F0, TCO Base + 08h, Bit 11).
SECSTS Register D31:F0 Offset 1Eh, bit 8.	This is enabled by the Parity Error Response Bit (PER).
DEV_STS Register D31:F0 Offset 06h, bit 8	This is enabled by the Parity Error Response Bit (PER).
GPIO[15:0] when configured as a General Purpose input and routed as NMI (by GPIO_ROUT at D31:F0 Offset B8)	This is enabled by GPI NMI Enable (GPI_NMI_EN) bits at D31:F0 Offset: GPIOBASE + 28h bits 15:0

### 5.13.1.4 Processor Power Good (PROCPWRGD)

This signal is connected to the processor's UNCOREPWRGOOD input to indicate when the processor power is valid.



## 5.13.2 Dual-Processor Issues

### 5.13.2.1 Usage Differences

In dual-processor designs, some of the processor signals are unused or used differently than for uniprocessor designs.

- FERR# are generally not used, but still supported.
- I/O APIC and SMI# are assumed to be used.

## 5.13.3 Virtual Legacy Wire (VLW) Messages

The PCH supports VLW messages as alternative method of conveying the status of the following legacy sideband interface signals to the processor:

- A20M#, INTR, SMI#, INIT#, NMI

**Note:** IGNNE# VLW message is not required to be generated by the PCH as it is internally emulated by the processor.

VLW are inbound messages to the processor. They are communicated using Vendor Defined Message over the DMI link.

Legacy processor signals can only be delivered using VLW in the PCH. Delivery of legacy processor signals (A20M#, INTR, SMI#, INIT# or NMI) using I/O APIC controller is not supported.

## 5.14 Power Management

### 5.14.1 Features

- Support for *Advanced Configuration and Power Interface, Version 4.0a (ACPI)* providing power and thermal management
  - ACPI 24-Bit Timer SCI and SMI# Generation
- PCI PME# signal for Wake Up from Low-Power states
- System Sleep State Control
  - ACPI S3 state – Suspend to RAM (STR)
  - ACPI S4 state – Suspend-to-Disk (STD)
  - ACPI G2/S5 state – Soft Off (SOFF)
  - Power Failure Detection and Recovery
  - Deep Sx
- Intel ME Power Management Support
  - Wake events from the Intel ME (enabled from all S-States including Catastrophic S5 conditions)

### 5.14.2 PCH and System Power States

Table 5-20 shows the power states defined for PCH-based platforms. The state names generally match the corresponding ACPI states.



Table 5-20. General Power States for Systems Using the PCH

State/ Substates	Legacy Name / Description
G0/S0/C0	<b>Full On:</b> Processor operating. Individual devices may be shut down or be placed into lower power states to save power.
G0/S0/Cx	<b>Cx State:</b> Cx states are processor power states within the S0 system state that provide for various levels of power savings. The processor initiates C-state entry and exit while interacting with the PCH. The PCH will base its behavior on the processor state.
G1/S1	<b>S1:</b> The PCH provides the S1 messages and the S0 messages on a wake event. It is preferred for systems to use C-states than S1.
G1/S3	<b>Suspend-To-RAM (STR):</b> The system context is maintained in system DRAM, but power is shut off to non-critical circuits. Memory is retained and refreshes continue. All external clocks stop except RTC.
G1/S4	<b>Suspend-To-Disk (STD):</b> The context of the system is maintained on the disk. All power is then shut off to the system except for the logic required to resume.
G2/S5	<b>Soft Off (SOFF):</b> System context is not maintained. All power is shut off except for the logic required to restart. A full boot is required when waking.
Deep Sx	<b>Deep Sx:</b> An optional low power state where system context may or may not be maintained depending upon entry condition. All power is shut off except for minimal logic that allows exiting Deep Sx. If Deep Sx state was entered from S3 state, then the resume path will place system back into S3. If Deep Sx state was entered from S4 state, then the resume path will place system back into S4. If Deep Sx state was entered from S5 state, then the resume path will place system back into S5.
G3	<b>Mechanical Off (MOFF):</b> System context not maintained. All power is shut off except for the RTC. No "Wake" events are possible. This state occurs turns off a mechanical switch or if the system power supply is at a level that is insufficient to power the "waking" logic. When system power returns, transition will depend on the state just prior to the entry to G3 and the AFTERG3_EN bit in the GEN_PMCON_3 register (D31:F0, offset A4). Refer to <a href="#">Table 5-27</a> for more details.

Table 5-21 shows the transitions rules among the various states. Note that transitions among the various states may appear to temporarily transition through intermediate states. For example, in going from S0 to S3, it may appear to pass through the G1/S1 states. These intermediate transitions and states are not listed in the table.

Table 5-21. State Transition Rules for the PCH (Sheet 1 of 2)

Present State	Transition Trigger	Next State
G0/S0/C0	<ul style="list-style-type: none"> <li>• DMI Msg</li> <li>• SLP_EN bit set</li> <li>• Power Button Override<sup>2</sup></li> <li>• Mechanical Off/Power Failure</li> </ul>	<ul style="list-style-type: none"> <li>• G0/S0/Cx</li> <li>• G1/Sx or G2/S5 state</li> <li>• G2/S5</li> <li>• G3</li> </ul>
G0/S0/Cx	<ul style="list-style-type: none"> <li>• DMI Msg</li> <li>• Power Button Override<sup>2</sup></li> <li>• Mechanical Off/Power Failure</li> </ul>	<ul style="list-style-type: none"> <li>• G0/S0/C0</li> <li>• S5</li> <li>• G3</li> </ul>
G1/S1 or G1/S3	<ul style="list-style-type: none"> <li>• Any Enabled Wake Event</li> <li>• Power Button Override<sup>2</sup></li> <li>• Conditions met as described in <a href="#">Section 5.14.6.6.1</a> and <a href="#">Section 5.14.6.7</a></li> <li>• Mechanical Off/Power Failure</li> </ul>	<ul style="list-style-type: none"> <li>• G0/S0/C0</li> <li>• G2/S5</li> <li>• Deep Sx</li> <li>• G3</li> </ul>

**Table 5-21. State Transition Rules for the PCH (Sheet 2 of 2)**

Present State	Transition Trigger	Next State
G1/S4	<ul style="list-style-type: none"> <li>Any Enabled Wake Event</li> <li>Power Button Override<sup>2</sup></li> <li>Conditions met as described in <a href="#">Section 5.14.6.6.1</a> and <a href="#">Section 5.14.6.7</a></li> <li>Mechanical Off/Power Failure</li> </ul>	<ul style="list-style-type: none"> <li>G0/S0/C0</li> <li>G2/S5</li> <li>Deep Sx</li> <li>G3</li> </ul>
G2/S5	<ul style="list-style-type: none"> <li>Any Enabled Wake Event</li> <li>Conditions met as described in <a href="#">Section 5.14.6.6.1</a> and <a href="#">Section 5.14.6.7</a></li> <li>Mechanical Off/Power Failure</li> </ul>	<ul style="list-style-type: none"> <li>G0/S0/C0</li> <li>Deep Sx</li> <li>G3</li> </ul>
G2/Deep Sx	<ul style="list-style-type: none"> <li>Any Enabled Wake Event</li> <li>Mechanical Off/Power Failure</li> </ul>	<ul style="list-style-type: none"> <li>G0/S0/C0</li> <li>G1/S3, G1/S4 or G2/S5 (see <a href="#">Section 5.14.6.7</a>)</li> <li>G3</li> </ul>
G3	<ul style="list-style-type: none"> <li>Power Returns</li> </ul>	<ul style="list-style-type: none"> <li>S0/C0 (reboot) or G2/S5<sup>3</sup> (stay off until power button pressed or other wake event)<sup>1</sup></li> </ul>

**Notes:**

- Some wake events can be preserved through power failure.
- Includes all other applicable types of events that force the host into and stay in G2/S5.
- If the system was in G1/S4 before G3 entry, then the system will go to S0/C0 or G1/S4.

### 5.14.3 System Power Planes

The system has several independent power planes, as described in [Table 5-22](#). Note that when a particular power plane is shut off, it should go to a 0 V level.

**Table 5-22. System Power Plane (Sheet 1 of 2)**

Plane	Controlled By	Description
Processor	SLP_S3# signal	The SLP_S3# signal can be used to cut the power to the processor completely.
Main	SLP_S3# signal	When SLP_S3# goes active, power can be shut off to any circuit not required to wake the system from the S3 state. Since the S3 state requires that the memory context be preserved, power must be retained to the main memory. The processor, devices on the PCI bus, LPC I/F, and graphics will typically be shut off when the Main power plane is off, although there may be small subsections powered.
Memory	SLP_S4# signal SLP_S5# signal	When SLP_S4# goes active, power can be shut off to any circuit not required to wake the system from the S4. Since the memory context does not need to be preserved in the S4 state, the power to the memory can also be shut down. When SLP_S5# goes active, power can be shut off to any circuit not required to wake the system from the S5 state. Since the memory context does not need to be preserved in the S5 state, the power to the memory can also be shut.
Intel® ME	SLP_A#	This signal is asserted when the manageability platform goes to MOFF. Depending on the platform, this pin may be used to control the Intel ME power planes, LAN subsystem power, and the SPI flash power.





Table 5-22. System Power Plane (Sheet 2 of 2)

Plane	Controlled By	Description
LAN	SLP_LAN#	This signal is asserted in Sx/Moff when both host and Intel ME WoL are not supported. This signal can be used to control power to the Intel GbE PHY.
Suspend Well	SLP_SUS#	This signal is asserted when the Sus rails can be externally shut off for enhanced power saving.
DEVICE[n]	Implementation Specific	Individual subsystems may have their own power plane. For example, GPIO signals may be used to control the power to disk drives, audio amplifiers, or the display screen.

### 5.14.4 SMI#/SCI Generation

Upon any enabled SMI event taking place while the End of SMI (EOS) bit is set, the PCH will clear the EOS bit and assert SMI to the processor, which will cause it to enter SMM space. SMI assertion is performed using a Virtual Legacy Wire (VLW) message. Prior system generations (those based upon legacy processors) used an actual SMI# pin.

Once the SMI VLW has been delivered, the PCH takes no action on behalf of active SMI events until Host software sets the End of SMI (EOS) bit. At that point, if any SMI events are still active, the PCH will send another SMI VLW message.

The SCI is a level-mode interrupt that is typically handled by an ACPI-aware operating system. In non-APIC systems (which is the default), the SCI IRQ is routed to one of the 8259 interrupts (IRQ 9, 10, or 11). The 8259 interrupt controller must be programmed to level mode for that interrupt.

In systems using the APIC, the SCI can be routed to interrupts 9, 10, 11, 20, 21, 22, or 23. The interrupt polarity changes depending on whether it is on an interrupt shareable with a PIRQ or not (see [Section 12.1.14](#)). The interrupt remains asserted until all SCI sources are removed.

[Table 5-23](#) shows which events can cause an SMI and SCI. Note that some events can be programmed to cause either an SMI or SCI. The usage of the event for SCI (instead of SMI) is typically associated with an ACPI-based system. Each SMI or SCI source has a corresponding enable and status bit.

Table 5-23. Causes of SMI and SCI (Sheet 1 of 3)

Cause	SCI	SMI	Additional Enables	Where Reported
PME#	Yes	Yes	PME_EN=1	PME_STS
PME_B0 (Internal, Bus 0, PME-Capable Agents)	Yes	Yes	PME_B0_EN=1	PME_B0_STS
PCI Express* PME Messages	Yes	Yes	PCI_EXP_EN=1 (Not enabled for SMI)	PCI_EXP_STS
PCI Express Hot-Plug Message	Yes	Yes	HOT_PLUG_EN=1 (Not enabled for SMI)	HOT_PLUG_STS
Power Button Press	Yes	Yes	PWRBTN_EN=1	PWRBTN_STS
Power Button Override (Note 7)	Yes	No	None	PRBTNOR_STS
RTC Alarm	Yes	Yes	RTC_EN=1	RTC_STS
Ring Indicate	Yes	Yes	RI_EN=1	RI_STS
ACPI Timer overflow (2.34 sec.)	Yes	Yes	TMROF_EN=1	TMROF_STS
Any GPI[15:0]	Yes	Yes	GPI[x]_Route=10; GPI[x]_EN=1 (SCI) GPI[x]_Route=01; ALT_GPI[x]_SMI_EN=1 (SMI)	GPI[x]_STS ALT_GPI[x]_SMI_STS



**Table 5-23. Causes of SMI and SCI (Sheet 2 of 3)**

Cause	SCI	SMI	Additional Enables	Where Reported
GPIO[27]	Yes	Yes	GP27_EN=1	GP27_STS
TCO SCI Logic	Yes	No	TCOSCI_EN=1	TCOSCI_STS
GPIO[17]	Yes	Yes	GPI[17] Route = 10 GP17_EN=1 (SCI); GPI[17]_Route=01 ALT_GP17_SMI_EN=1 (SMI)	GP17_STS ALT_GP17_SMI_STS
GPIO[19]	Yes	Yes	GPI[19] Route = 10 GP19_EN=1 (SCI); GPI[19]_Route=01 ALT_GP19_SMI_EN=1 (SMI)	GP19_STS ALT_GPI19_SMI_STS
GPIO[21]	Yes	Yes	GPI[21] Route=10 GP21_EN=1 (SCI); GPI[21]_Route=01 ALT_GP21_SMI_EN=1 (SMI)	GP21_STS ALT_GPI21_SMI_STS
GPIO[22]	Yes	Yes	GPI[22] Route = 10 GP22_EN=1 (SCI); GPI[22]_Route=01 ALT_GP22_SMI_EN=1 (SMI)	GP22_STS ALT_GPI22_SMI_STS
GPIO[43]	Yes	Yes	GPI[43] Route = 10 GP43_EN=1 (SCI); GPI[43]_Route=01 ALT_GP43_SMI_EN=1 (SMI)	GP43_STS ALT_GPI43_SMI_STS
GPIO[56]	Yes	Yes	GPI[56] Route = 10 GP56_EN=1 (SCI); GPI[56]_Route=01 ALT_GP56_SMI_EN=1 (SMI)	GP56_STS ALT_GPI56_SMI_STS
GPIO[57]	Yes	Yes	GPI[57] Route = 10 GP57_EN=1 (SCI); GPI[57]_Route=01 ALT_GP57_SMI_EN=1 (SMI)	GP57_STS ALT_GPI57_SMI_STS
GPIO[60]	Yes	Yes	GPI[60] Route = 10 GP60_EN=1 (SCI); GPI[60]_Route=01 ALT_GP60_SMI_EN=1 (SMI)	GP60_STS ALT_GPI60_SMI_STS
TCO SCI message from processor	Yes	No	None	DMISCI_STS
TCO SMI Logic	No	Yes	TCO_EN=1	TCO_STS
TCO SMI –	No	Yes	None	NEWCENTURY_STS
TCO SMI – TCO TIMEROUT	No	Yes	None	TIMEOUT



Table 5-23. Causes of SMI and SCI (Sheet 3 of 3)

Cause	SCI	SMI	Additional Enables	Where Reported
TCO SMI – OS writes to TCO_DAT_IN register	No	Yes	None	SW_TCO_SMI
TCO SMI – Message from processor	No	Yes	None	DMISMI_STS
TCO SMI – NMI occurred (and NMIs mapped to SMI)	No	Yes	NMI2SMI_EN=1	NMI2SMI_STS
TCO SMI – INTRUDER# signal goes active	No	Yes	INTRD_SEL=10	INTRD_DET
TCO SMI – Change of the BIOSWE (D31:F0:DCh, Bit 0) bit from 0 to 1	No	Yes	BLE=1	BIOSWR_STS
TCO SMI – Write attempted to BIOS	No	Yes	BIOSWE=1	BIOSWR_STS
BIOS_RLS written to	Yes	No	GBL_EN=1	GBL_STS
GBL_RLS written to	No	Yes	BIOS_EN=1	BIOS_STS
Write to B2h register	No	Yes	APMC_EN = 1	A
Periodic timer expires	No	Yes	PERIODIC_EN=1	PERIODIC_STS
64 ms timer expires	No	Yes	SWSMI_TMR_EN=1	SWSMI_TMR_STS
Enhanced USB Legacy Support Event	No	Yes	LEGACY_USB2_EN = 1	LEGACY_USB2_STS
Enhanced USB Intel Specific Event	No	Yes	INTEL_USB2_EN = 1	INTEL_USB2_STS
Serial IRQ SMI reported	No	Yes	None	SERIRQ_SMI_STS
Device monitors match address in its range	No	Yes	None	DEVTRAP_STS
SMBus Host Controller	No	Yes	SMB_SMI_EN Host Controller Enabled	SMBus host status reg.
SMBus Slave SMI message	No	Yes	None	SMBUS_SMI_STS
SMBus SMBALERT# signal active	No	Yes	None	SMBUS_SMI_STS
SMBus Host Notify message received	No	Yes	HOST_NOTIFY_INTREN	SMBUS_SMI_STS HOST_NOTIFY_STS
Access microcontroller 62h/66h	No	Yes	MCSMI_EN	MCSMI_STS
SLP_EN bit written to 1	No	Yes	SLP_SMI_EN=1	SLP_SMI_STS
SPI Command Completed	No	Yes	None	SPI_STS
Software Generated GPE	Yes	Yes	SWGPE_EN=1	SWGPE_STS
USB Per-Port Registers Write Enable bit changes to 1	No	Yes	INTEL_USB2_EN=1, Write_Enable_SMI_Enable=1	INTEL_USB2_STS, Write Enable Status
GPIO Lockdown Enable bit changes from '1' to '0'	No	Yes	GPIO_UNLOCK_SMI_EN=1	GPIO_UNLOCK_SMI_STS
Wake Alarm Device Timer	Yes	Yes	WADT_EN	WADT_STS

**Notes:**

1. SCI\_EN must be 1 to enable SCI, except for BIOS\_RLS. SCI\_EN must be 0 to enable SMI.
2. SCI can be routed to cause interrupt 9:11 or 20:23 (20:23 only available in APIC mode).
3. GBL\_SMI\_EN must be 1 to enable SMI.
4. EOS must be written to 1 to re-enable SMI for the next 1.
5. The PCH must have SMI fully enabled when the PCH is also enabled to trap cycles. If SMI is not enabled in conjunction with the trap enabling, then hardware behavior is undefined.
6. Only GPI[15:0] may generate an SMI or SCI.
7. When a power button override first occurs, the system will transition immediately to S5. The SCI will only occur after the next wake to S0 if the residual status bit (PRBTNOR\_STS) is not cleared prior to setting SCI\_EN.
8. GBL\_STS being set will cause an SCI, even if the SCI\_EN bit is not set. Software must take great care not to set the BIOS\_RLS bit (which causes GBL\_STS to be set) if the SCI handler is not in place.



### 5.14.4.1 PCI Express SCI

PCI Express ports and the processor (using DMI) have the ability to cause PME using messages. When a PME message is received, the PCH will set the PCI\_EXP\_STS bit. If the PCI\_EXP\_EN bit is also set, the PCH can cause an SCI using the GPE1\_STS register.

### 5.14.4.2 PCI Express Hot-Plug

PCI Express has a Hot-Plug mechanism and is capable of generating a SCI using the GPE1 register. It is also capable of generating an SMI. However, it is not capable of generating a wake event.

## 5.14.5 C-States

PCH-based systems implement C-states by having the processor control the states. The chipset exchanges messages with the processor as part of the C-state flow, but the chipset does not directly control any of the processor impacts of C-states, such as voltage levels or processor clocking. In addition to the messages, the PCH also provides additional information to the processor using a sideband pin (PMSYNCH). All of the legacy C-state related pins (STPCLK#, STP\_CPU#, DPRSLP#, DPRSLPVR#, etc.) do not exist on the PCH.

## 5.14.6 Sleep States

### 5.14.6.1 Sleep State Overview

The PCH directly supports different sleep states (S1, S3-S5), which are entered by methods such as setting the SLP\_EN bit or due to a Power Button press. The entry to the sleep states is based on several assumptions:

- The G3 state cannot be entered using any software mechanism. The G3 state indicates a complete loss of power.

### 5.14.6.2 Initiating Sleep State

Sleep states (S1, S3-S5) are initiated by:

- Masking interrupts, turning off all bus master enable bits, setting the desired type in the SLP\_TYP field, and then setting the SLP\_EN bit. The hardware then attempts to gracefully put the system into the corresponding sleep state.
- Pressing the PWRBTN# Signal for more than 4 seconds to cause a Power Button Override event. In case when firmware controls PWRBTN# signal assertion, the exact time is 5.016 second including the 16ms debounce timer. In this case the transition to the S5 state is less graceful, since there are no dependencies on DMI messages from the processor or on clocks other than the RTC clock.
- Assertion of the THRMTRIP# signal will cause a transition to the S5 state. This can occur when system is in S0 or S1 state.
- Shutdown by integrated manageability functions (ASF/Intel AMT)
- Internal watchdog timer time-out events

Table 5-24. Sleep Types (Sheet 1 of 2)

Sleep Type	Comment
S1	System lowers the processor's power consumption. No snooping is possible in this state.



Table 5-24. Sleep Types (Sheet 2 of 2)

Sleep Type	Comment
S3	The PCH asserts SLP_S3#. The SLP_S3# signal controls the power to non-critical circuits. Power is only retained to devices needed to wake from this sleeping state, as well as to the memory.
S4	The PCH asserts SLP_S3# and SLP_S4#. The SLP_S4# signal shuts off the power to the memory subsystem. Only devices needed to wake from this state should be powered.
S5	The PCH asserts SLP_S3#, SLP_S4# and SLP_S5#.

### 5.14.6.3 Exiting Sleep States

Sleep states (S1–S5) are exited based on Wake events. The Wake events forces the system to a full on state (S0), although some non-critical subsystems might still be shut off and have to be brought back manually. For example, the hard disk may be shut off during a sleep state and have to be enabled using a GPIO pin before it can be used.

Upon exit from the PCH-controlled Sleep states, the WAK\_STS bit is set. The possible causes of Wake Events (and their restrictions) are shown in Table 5-25.

Table 5-25. Causes of Wake Events (Sheet 1 of 2)

Cause	How Enabled	Wake from S1, Sx	Wake from Deep Sx	Wake from S1, Sx After Power Loss (Note 1)	Wake from "Reset" Types (Note 2)
RTC Alarm	Set RTC_EN bit in PM1_EN register.	Yes	Yes	Yes	No
Power Button	Always enabled as Wake event.	Yes	Yes	Yes	Yes
GPI[15:0] GPIO17, GPIO19, GPIO21, GPIO22, GPIO43, GPIO56, GPIO57, GPIO60	GPE0_EN register <b>Note:</b> GPIs that are in the core well are not capable of waking the system from sleep states when the core well is not powered.	Yes	No	No	No
GPIO27 (Intel LAN solution uses GPIO27 for PHY Wake)	Set GP27_EN in GPE0_EN Register.	Yes	Yes	Yes	Yes
LAN	Will use PME#. Wake enable set with LAN logic.	Yes	No	Yes	No
RI#	Set RI_EN bit in GPE0_EN register.	Yes	No	Yes	No
Intel® High Definition Audio	Event sets PME_B0_STS bit; PM_B0_EN must be enabled. Can not wake from S5 state if it was entered due to power failure or power button override.	Yes	No	Yes	No
Primary PME#	PME_B0_EN bit in GPE0_EN register.	Yes	No	Yes	No
Secondary PME#	Set PME_EN bit in GPE0_EN register.	Yes	No	Yes	No
PCI_EXP_WAKE#	PCI_EXP_WAKE bit. (Note 3)	Yes	Yes	Yes	No
SATA	Set PME_EN bit in GPE0_EN register. (Note 4)	Yes (S1 only)	No	Yes (S1 only)	No
PCI_EXP PME Message	Must use the PCI Express* WAKE# pin rather than messages for wake from S3, S4, or S5.	Yes (S1 only)	No	Yes (S1 only)	No
SMBALERT#	Always enabled as Wake event.	Yes	No	Yes	Yes

**Table 5-25. Causes of Wake Events (Sheet 2 of 2)**

Cause	How Enabled	Wake from S1, Sx	Wake from Deep Sx	Wake from S1, Sx After Power Loss (Note 1)	Wake from "Reset" Types (Note 2)
SMBus Slave Wake Message (01h)	Wake/SMI# command always enabled as a Wake event. <b>Note:</b> SMBus Slave Message can wake the system from S1-S5, as well as from S5 due to Power Button Override.	Yes	No	Yes	Yes
SMBus Host Notify message received	HOST_NOTIFY_WKEN bit SMBus Slave Command register. Reported in the SMB_WAK_STS bit in the GPE0_STS register.	Yes	No	Yes	Yes
Intel® ME Non-Maskable Wake	Always enabled as a wake event.	Yes	No	Yes	Yes
Integrated WoL Enable Override	WoL Enable Override bit (in Configuration Space).	Yes	No	Yes	Yes
Wake Alarm Device	WADT_EN in GPE0_EN	Yes	Yes	No	No

**Notes:**

1. This column represents what the PCH would honor as wake events but there may be enabling dependencies on the device side which are not enabled after a power loss.
2. Reset Types include: Power Button override, Intel ME initiated power button override, Intel ME initiated host partition reset with power down, Intel ME Watchdog Timer, SMBus unconditional power down, processor thermal trip, PCH catastrophic temperature event.
3. When the WAKE# pin is active and the PCI Express device is enabled to wake the system, the PCH will wake the platform.
4. SATA can only trigger a wake event in S1, but if PME is asserted prior to S3/S4/S5 entry and software does not clear the PME\_B0\_STS, a wake event would still result.

It is important to understand that the various GPIs have different levels of functionality when used as wake events. The GPIs that reside in the core power well can only generate wake events from sleep states where the core well is powered. Also, only certain GPIs are "ACPI Compliant," meaning that their Status and Enable bits reside in ACPI I/O space. Table 5-26 summarizes the use of GPIs as wake events.

**Table 5-26. GPI Wake Events**

GPI	Power Well	Wake From	Notes
GPI[7:0]	Core	S1	ACPI Compliant
GPI[15:8]	Suspend	S1-S5	ACPI Compliant

The latency to exit the various Sleep states varies greatly and is heavily dependent on power supply design, so much so that the exit latencies due to the PCH are insignificant.

**5.14.6.4 PCI Express WAKE# Signal and PME Event Message**

PCI Express ports can wake the platform from any sleep state (S1, S3, S4, or S5 or Deep Sx) using the WAKE# pin. WAKE# is treated as a wake event, but does not cause any bits to go active in the GPE\_STS register.

PCI Express ports and the processor (using DMI) have the ability to cause PME using messages. When a PME message is received, the PCH will set the PCI\_EXP\_STS bit.

**5.14.6.5 Sx-G3-Sx, Handling Power Failures**

Depending on when the power failure occurs and how the system is designed, different transitions could occur due to a power failure.



The AFTERG3\_EN bit provides the ability to program whether or not the system should boot once power returns after a power loss event. If the policy is to not boot, the system remains in an S5 state (unless previously in S4). There are only three possible events that will wake the system after a power failure.

1. **PWRBTN#:** PWRBTN# is always enabled as a wake event. When RSMRST# is low (G3 state), the PWRBTN\_STS bit is reset. When the PCH exits G3 after power returns (RSMRST# goes high), the PWRBTN# signal is already high (because V<sub>CC</sub>-standby goes high before RSMRST# goes high) and the PWRBTN\_STS bit is 0.
2. **RI#:** RI# does not have an internal pull-up. Therefore, if this signal is enabled as a wake event, it is important to keep this signal powered during the power loss event. If this signal goes low (active), when power returns the RI\_STS bit is set and the system interprets that as a wake event.
3. **RTC Alarm:** The RTC\_EN bit is in the RTC well and is preserved after a power loss. Like PWRBTN\_STS the RTC\_STS bit is cleared when RSMRST# goes low.

The PCH monitors both PCH\_PWROK and RSMRST# to detect for power failures. If PCH\_PWROK goes low, the PWROK\_FLR bit is set. If RSMRST# goes low, PWR\_FLR is set.

**Note:** Although PME\_EN is in the RTC well, this signal cannot wake the system after a power loss. PME\_EN is cleared by RTCRST#, and PME\_STS is cleared by RSMRST#.

**Table 5-27. Transitions Due to Power Failure**

State at Power Failure	AFTERG3_EN bit	Transition When Power Returns
S0, S1, S3	1 0	S5 S0
S4	1 0	S4 S0
S5	1 0	S5 S0
Deep Sx	1 0	Deep Sx <sup>1</sup> S0

**Note:**

1. Entry state to Deep Sx is preserved through G3 allowing resume from Deep Sx to take appropriate path (that is, return to S3, S4 or S5).

### 5.14.6.6 Deep Sx

To minimize power consumption while in S3/S4/S5, the PCH supports a lower power, lower featured version of these power states known as Deep Sx. In the Deep Sx state, the Suspend wells are powered off, while the Deep Sx Well (DSW) remains powered. A limited set of wake events are supported by the logic located in the DSW.

The Deep Sx capability functionality is mutually exclusive.

#### 5.14.6.6.1 Entry Into Deep Sx

A combination of conditions is required for entry into Deep Sx.

All of the following must be met:

- a. Intel ME in MofF
- b. AND ((DPS3\_EN\_AC AND S3) OR (DPS4\_EN\_AC AND S4) OR (DPS5\_EN\_AC AND S5))

**Table 5-28. Supported Deep Sx Policy Configurations**

Configuration	DPS3_EN_DC	DPS3_EN_AC	DPS4_EN_DC	DPS4_EN_AC	DPS5_EN_DC	DPS5_EN_AC
1: Enabled in S5	0	0	0	0	1	1
2: Enabled in S4 and S5	0	0	1	1	1	1
3: Enabled in S3, S4 and S5	1	1	1	1	1	1
4: Deep S3/S4/ S5 disabled	0	0	0	0	0	0

The PCH also performs a SUSWARN#/SUSACK# handshake to ensure the platform is ready to enter Deep Sx. The PCH asserts SUSWARN# as notification that it is about to enter Deep Sx. Before the PCH proceeds and asserts SLP\_SUS#, the PCH waits for SUSACK# to assert.

#### 5.14.6.7 Exit From Deep Sx

While in Deep Sx, the PCH monitors and responds to a limited set of wake events (RTC Alarm, Power Button, WAKE# and GPIO27). Upon sensing an enabled Deep Sx wake event, the PCH brings up the Suspend well by de-asserting SLP\_SUS#.

**Table 5-29. Deep Sx Wake Events**

Event	Enable
RTC Alarm	RTC_DS_WAKE_DIS (RCBA+3318h:Bit 21)
Power Button	Always enabled
GPIO27	GPIO27_EN (PMBASE+28h:Bit 35)
PCIe WAKE# pin	PCIEXP_WAK_DIS
Wake Alarm Device	WADT_EN

### 5.14.7 Event Input Signals and Their Usage

The PCH has various input signals that trigger specific events. This section describes those signals and how they should be used.

#### 5.14.7.1 PWRBTN# (Power Button)

The PCH PWRBTN# signal operates as a “Fixed Power Button” as described in the *Advanced Configuration and Power Interface, Version 2.0b*. PWRBTN# signal has a 16 ms de-bounce on the input. The state transition descriptions are included in [Table 5-30](#). Note that the transitions start as soon as the PWRBTN# is pressed (but after the debounce logic), and does not depend on when the Power Button is released.

**Note:**

During the time that the SLP\_S4# signal is stretched for the minimum assertion width (if enabled), the Power Button is not a wake event. Refer to the following Power Button Override Function section for further details.





Table 5-30. Transitions Due to Power Button

Present State	Event	Transition/Action	Comment
S0/Cx	PWRBTN# goes low	SMI or SCI generated (depending on SCI_EN, PWRBTN_EN and GLB_SMI_EN)	Software typically initiates a Sleep state
S1-S5	PWRBTN# goes low	Wake Event. Transitions to S0 state	Standard wakeup
G3	PWRBTN# pressed	None	No effect since no power Not latched nor detected
S0-S4	PWRBTN# held low for at least 4 consecutive seconds	Unconditional transition to S5 state	No dependence on processor (DMI Messages) or any other subsystem

### Power Button Override Function

If PWRBTN# is observed active for at least 5.016 consecutive seconds, the state machine should unconditionally transition to the G2/S5 state, regardless of present state (S0-S4), even if the PCH\_PWROK is not active. In this case, the transition to the G2/S5 state should not depend on any particular response from the processor (such as, a DMI Messages), nor any similar dependency from any other subsystem.

The PWRBTN# status is readable to check if the button is currently being pressed or has been released. The status is taken after the de-bounce, and is readable using the PWRBTN\_LVL bit.

**Note:** The 4-second PWRBTN# assertion should only be used if a system lock-up has occurred. The 4-second timer starts counting when the PCH is in a S0 state. If the PWRBTN# signal is asserted and held active when the system is in a suspend state (S1-S5), the assertion causes a wake event. Once the system has resumed to the S0 state, the 4-second timer starts.

**Note:** During the time that the SLP\_S4# signal is stretched for the minimum assertion width (if enabled by D31:F0:A4h Bit 3), the Power Button is not a wake event. As a result, it is conceivable that the user will press and continue to hold the Power Button waiting for the system to awake. Since a 4-second press of the Power Button is already defined as an Unconditional Power down, the power button timer will be forced to inactive while the power-cycle timer is in progress. Once the power-cycle timer has expired, the Power Button awakes the system. Once the minimum SLP\_S4# power cycle expires, the Power Button must be pressed for another 4 to 5 seconds to create the Override condition to S5.

### Sleep Button

The *Advanced Configuration and Power Interface, Version 2.0b* defines an optional Sleep button. It differs from the power button in that it only is a request to go from S0 to S1-S4 (not S5). Also, in an S5 state, the Power Button can wake the system, but the Sleep Button cannot.

Although the PCH does not include a specific signal designated as a Sleep Button, one of the GPIO signals can be used to create a "Control Method" Sleep Button. See the *Advanced Configuration and Power Interface, Version 2.0b* for implementation details.



### 5.14.7.2 RI# (Ring Indicator)

The Ring Indicator can cause a wake event (if enabled) from the S1–S5 states.

Table 5-31 shows when the wake event is generated or ignored in different states. If in the G0/S0/Cx states, the PCH generates an interrupt based on RI# active, and the interrupt will be set up as a Break event.

**Table 5-31. Transitions Due to RI# Signal**

Present State	Event	RI_EN	Event
S0	RI# Active	X	Ignored
S1–S5	RI# Active	0 1	Ignored Wake Event

**Note:** Filtering/Debounce on RI# will not be done in PCH. Can be in modem or external.

### 5.14.7.3 PME# (PCI Power Management Event)

The PME# signal comes from a PCI Express\* device to request that the system be restarted. The PME# signal can generate an SMI#, SCI, or optionally a Wake event. The event occurs when the PME# signal goes from high to low. No event is caused when it goes from low to high.

There is also an internal PME\_B0 bit. This is separate from the external PME# signal and can cause the same effect.

### 5.14.7.4 SYS\_RESET# Signal

When the SYS\_RESET# pin is detected as active, the PCH attempts to perform a “graceful” reset, by entering a host partition reset entry sequence. Under normal condition, where the ME is not purposely holding off the reset from occurring, the length of time from SYS\_RESET# to PLTRST# is 16 ms to 216ms (200 ms timeout and 16 ms debounce timer active). The 16ms debounce timer can be bypassed by setting soft strap PCHSTRP20[5].

Once the reset is asserted, it remains asserted for 5 to 6 ms regardless of whether the SYS\_RESET# input remains asserted or not. It cannot occur again until SYS\_RESET# has been detected inactive after the debounce logic, and the system is back to a full S0 state with PLTRST# inactive. Note that if bit 3 of the CF9h I/O register is set then SYS\_RESET# will result in a full power cycle reset.

### 5.14.7.5 THRMTRIP# Signal

If THRMTRIP# goes active, the processor is indicating an overheat condition, and the PCH immediately transitions to an S5 state, driving SLP\_S3#, SLP\_S4#, SLP\_S5# low, and setting the CTS bit. The transition looks like a power button override.

When a THRMTRIP# event occurs, the PCH will power down immediately without following the normal S0 -> S5 path. The PCH will immediately drive SLP\_S3#, SLP\_S4#, and SLP\_S5# low after sampling THRMTRIP# active.

If the processor is running extremely hot and is heating up, it is possible (although very unlikely) that components around it, such as the PCH, are no longer executing cycles properly. Therefore, if THRMTRIP# goes active, and the PCH is relying on state machine logic to perform the power down, the state machine may not be working, and the system will not power down.



The PCH provides filtering for short low glitches on the THRMTRIP# signal in order to prevent erroneous system shut downs from noise. Glitches shorter than 25nsec are ignored.

During boot, THRMTRIP# is ignored until PLTRST# de-assertion or PROCPWRGD assertion depending on THRMTRIP# valid point soft strap setting. During entry into a powered-down state (due to S3, S4, S5 entry, power cycle reset, etc.) THRMTRIP# is ignored at PROCPWRGD de-assertion regardless of its valid point setting.

**Note:**

A thermal trip event will:

- Clear the PWRBTN\_STS bit
- Clear all the GPE0\_EN register bits
- Clear the SMB\_WAK\_STS bit only if SMB\_SAK\_STS was set due to SMBus slave receiving message and not set due to SMBAlert

### 5.14.8 ALT Access Mode

Before entering a low power state, several registers from powered down parts may need to be saved. In the majority of cases, this is not an issue, as registers have read and write paths. However, several of the ISA compatible registers are either read only or write only. To get data out of write-only registers, and to restore data into read-only registers, the PCH implements an ALT access mode.

If the ALT access mode is entered and exited after reading the registers of the PCH timer (8254), the timer starts counting faster (13.5 ms). The following steps listed below can cause problems:

1. BIOS enters ALT access mode for reading the PCH timer related registers.
2. BIOS exits ALT access mode.
3. BIOS continues through the execution of other needed steps and passes control to the operating system.

After getting control in step #3, if the operating system does not reprogram the system timer again, the timer ticks may be happening faster than expected. For example Microsoft MS-DOS\* and its associated software assume that the system timer is running at 54.6 ms and as a result the time-outs in the software may be happening faster than expected.

Operating systems (such as Microsoft Windows\* 98 and Windows\* 2000) reprogram the system timer and therefore do not encounter this problem.

For other operating systems (such as Microsoft MS-DOS\*) the BIOS should restore the timer back to 54.6 ms before passing control to the operating system. If the BIOS is entering ALT access mode before entering the suspend state it is not necessary to restore the timer contents after the exit from ALT access mode.

#### 5.14.8.1 Write Only Registers with Read Paths in ALT Access Mode

The registers described in [Table 5-32](#) have read paths in ALT access mode. The access number field in the table indicates which register will be returned per access to that port.



**Table 5-32. Write Only Registers with Read Paths in ALT Access Mode**

Restore Data				Restore Data				
I/O Addr	# of Rds	Access	Data	I/O Addr	# of Rds	Access	Data	
00h	2	1	DMA Chan 0 base address low byte	40h	7	1	Timer Counter 0 status, bits [5:0]	
		2	DMA Chan 0 base address high byte			2	Timer Counter 0 base count low byte	
01h	2	1	DMA Chan 0 base count low byte			3	Timer Counter 0 base count high byte	
		2	DMA Chan 0 base count high byte			4	Timer Counter 1 base count low byte	
02h	2	1	DMA Chan 1 base address low byte			5	Timer Counter 1 base count high byte	
		2	DMA Chan 1 base address high byte			6	Timer Counter 2 base count low byte	
03h	2	1	DMA Chan 1 base count low byte			7	Timer Counter 2 base count high byte	
		2	DMA Chan 1 base count high byte	41h	1	Timer Counter 1 status, bits [5:0]		
04h	2	1	DMA Chan 2 base address low byte	42h	1	Timer Counter 2 status, bits [5:0]		
		2	DMA Chan 2 base address high byte	70h	1	Bit 7 = NMI Enable, Bits [6:0] = RTC Address		
05h	2	1	DMA Chan 2 base count low byte	C4h	2	1	DMA Chan 5 base address low byte	
		2	DMA Chan 2 base count high byte			2	DMA Chan 5 base address high byte	
06h	2	1	DMA Chan 3 base address low byte	C6h	2	1	DMA Chan 5 base count low byte	
		2	DMA Chan 3 base address high byte			2	DMA Chan 5 base count high byte	
07h	2	1	DMA Chan 3 base count low byte	C8h	2	1	DMA Chan 6 base address low byte	
		2	DMA Chan 3 base count high byte			2	DMA Chan 6 base address high byte	
08h	6	1	DMA Chan 0-3 Command <sup>2</sup>	CAh	2	1	DMA Chan 6 base count low byte	
		2	DMA Chan 0-3 Request			2	DMA Chan 6 base count high byte	
		3	DMA Chan 0 Mode: Bits(1:0) = 00	CCh	2	1	DMA Chan 7 base address low byte	
		4	DMA Chan 1 Mode: Bits(1:0) = 01			2	DMA Chan 7 base address high byte	
		5	DMA Chan 2 Mode: Bits(1:0) = 10	CEh	2	1	DMA Chan 7 base count low byte	
		6	DMA Chan 3 Mode: Bits(1:0) = 11.			2	DMA Chan 7 base count high byte	
20h	12	1	PIC ICW2 of Master controller	D0h	6	1	DMA Chan 4-7 Command <sup>2</sup>	
		2	PIC ICW3 of Master controller			2	DMA Chan 4-7 Request	
		3	PIC ICW4 of Master controller			3	DMA Chan 4 Mode: Bits(1:0) = 00	
		4	PIC OCW1 of Master controller <sup>1</sup>			4	DMA Chan 5 Mode: Bits(1:0) = 01	
		5	PIC OCW2 of Master controller			5	DMA Chan 6 Mode: Bits(1:0) = 10	
		6	PIC OCW3 of Master controller			6	DMA Chan 7 Mode: Bits(1:0) = 11.	
		7	PIC ICW2 of Slave controller					
		8	PIC ICW3 of Slave controller					
		9	PIC ICW4 of Slave controller					
		10	PIC OCW1 of Slave controller <sup>1</sup>					
		11	PIC OCW2 of Slave controller					
		12	PIC OCW3 of Slave controller					

**Notes:**

1. The OCW1 register must be read before entering ALT access mode.
2. Bits 5, 3, 1, and 0 return 0.



### 5.14.8.2 PIC Reserved Bits

Many bits within the PIC are reserved, and must have certain values written in order for the PIC to operate properly. Therefore, there is no need to return these values in ALT access mode. When reading PIC registers from 20h and A0h, the reserved bits shall return the values listed in [Table 5-33](#).

**Table 5-33. PIC Reserved Bits Return Values**

PIC Reserved Bits	Value Returned
ICW2(2:0)	000
ICW4(7:5)	000
ICW4(3:2)	00
ICW4(0)	0
OCW2(4:3)	00
OCW3(7)	0
OCW3(5)	Reflects bit 6
OCW3(4:3)	01

### 5.14.8.3 Read Only Registers with Write Paths in ALT Access Mode

The registers described in [Table 5-34](#) have write paths to them in ALT access mode. Software restores these values after returning from a powered down state. These registers must be handled special by software. When in normal mode, writing to the base address/count register also writes to the current address/count register. Therefore, the base address/count must be written first, then the part is put into ALT access mode and the current address/count register is written.

**Table 5-34. Register Write Accesses in ALT Access Mode**

I/O Address	Register Write Value
08h	DMA Status Register for Channels 0–3
D0h	DMA Status Register for Channels 4–7

## 5.14.9 System Power Supplies, Planes, and Signals

### 5.14.9.1 Power Plane Control with SLP\_S3#, SLP\_S4#, SLP\_S5#, SLP\_A# and SLP\_LAN#

The SLP\_S3# output signal can be used to cut power to the system core supply, since it only goes active for the Suspend-to-RAM state (typically mapped to ACPI S3). Power must be maintained to the PCH suspend well, and to any other circuits that need to generate Wake signals from the Suspend-to-RAM state. During S3 (Suspend-to-RAM) all signals attached to powered down plans will be tri-stated or driven low, unless they are pulled using a pull-up resistor.

Cutting power to the core may be done using the power supply, or by external FETs on the motherboard.

The SLP\_S4# or SLP\_S5# output signal can be used to cut power to the system core supply, as well as power to the system memory, since the context of the system is saved on the disk. Cutting power to the memory may be done using the power supply, or by external FETs on the motherboard.



The SLP\_S4# output signal is used to remove power to additional subsystems that are powered during SLP\_S3#.

SLP\_S5# output signal can be used to cut power to the system core supply, as well as power to the system memory, since the context of the system is saved on the disk. Cutting power to the memory may be done using the power supply, or by external FETs on the motherboard.

SLP\_A# output signal can be used to cut power to the Intel ME and SPI flash on a platform that supports the M3 state (for example, certain power policies in Intel AMT).

SLP\_LAN# output signal can be used to cut power to the external Clarkville GbE PHY device.

#### 5.14.9.2 SLP\_S4# and Suspend-To-RAM Sequencing

The system memory suspend voltage regulator is controlled by the Glue logic. The SLP\_S4# signal should be used to remove power to system memory rather than the SLP\_S5# signal. The SLP\_S4# logic in the PCH provides a mechanism to fully cycle the power to the DRAM and/or detect if the power is not cycled for a minimum time.

**Note:** To use the minimum DRAM power-down feature that is enabled by the SLP\_S4# Assertion Stretch Enable bit (D31:F0:A4h Bit 3), the DRAM power must be controlled by the SLP\_S4# signal.

#### 5.14.9.3 PCH\_PWROK Signal

When asserted, PCH\_PWROK is an indication to the PCH that its core well power rails are powered and stable. PCH\_PWROK can be driven asynchronously. When PCH\_PWROK is low, the PCH asynchronously asserts PLTRST#. PCH\_PWROK must not glitch, even if RSMRST# is low.


It is required that the power associated with PCIe have been valid for 99 ms prior to PCH\_PWROK assertion in order to comply with the 100 ms PCIe 2.0 specification on PLTRST# de-assertion.

**Note:** SYS\_RESET# is recommended for implementing the system reset button. This saves external logic that is needed if the PCH\_PWROK input is used. Additionally, it allows for better handling of the SMBus and processor resets and avoids improperly reporting power failures.

#### 5.14.9.4 SLP\_LAN# Pin Behavior

The PCH controls the voltage rails into the external LAN PHY using the SLP\_LAN# pin.


- The LAN PHY is always powered when the Host & ME systems are running. SLP\_LAN#='1' whenever SLP\_S3#='1' or SLP\_A#='1'.
- If LAN PHY is desired by Intel ME in Sx/Moff or Deep Sx, Intel ME will configure SLP\_LAN#='1' irrespective of the power source and the destination power state. Intel ME must be powered at least once after G3 to configure this.
- If LAN PHY is desired after a G3 transition, host must set AG3\_PP\_EN (B0:D31:F0:A2h bit 12).
- If LAN PHY is desired in Sx/Moff, host must set SX\_PP\_EN (B0:D31:F0:A2h bit 11).
- If LAN PHY is desired in Deep Sx, host must keep DSX\_PP\_DIS (B0:D31:F0:A2h bit 13) cleared.
- If LAN PHY is not desired if the source of power is battery, host must set DC\_PP\_DIS (B0:D31:F0:A2h bit 14).



**Note:** Intel ME configuration of SLP\_LAN# in Sx/Moff and Deep Sx is dependant on Intel ME power policy configuration.

The flow chart below shows how a decision is made to drive SLP\_LAN# every time its policy needs to be evaluated.

**Figure 5-8. Conceptual Diagram of SLP\_LAN# Behavior**



### 5.14.9.5 SLP\_WLAN# Pin Behavior

The PCH controls the voltage rails into the external wireless LAN PHY using the SLP\_WLAN# pin.

- The wireless LAN PHY is always powered when the Host is running.
  - SLP\_WLAN#='1' whenever SLP\_S3#='1'
- If Wake on Wireless LAN (WoWLAN) is required from S3/S4/S5 states, the host BIOS must set HOST\_WLAN\_PP\_EN (RCBA+3318h bit 4).
- If Intel ME has access to the Wireless LAN device
  - The Wireless LAN device must always be powered as long as Intel ME is powered. SLP\_WLAN#='1' whenever SLP\_A#='1'.
  - If Wake on Wireless LAN (WoWLAN) is required from Mox state, Intel ME will configure SLP\_WLAN#='1' in Sx/Mox.

**Note:** Intel ME configuration of SLP\_WLAN# in Sx/Mox is dependant on Intel ME power policy configuration.

### 5.14.9.6 SUSWARN#/GPIO30 Pin Behavior

The following tables summarize SUSWARN#/GPIO30 pin behavior.

**Table 5-35. SUSWARN#/GPIO30 Steady State Pin Behavior**

	Deep Sx Support	GPIO30 Setting	Pin Value in S0	Pin Value in Sx/Mox	Pin Value in Sx/M3	Pin Value in Deep Sx
SUSWARN#	Supported	Native	1	1 (Note 1)	1	Off
GPIO30	Don't Care	IN	High-Z	High-Z	High-Z	Off
	Don't Care	OUT	Depends on GPIO30 output data value	Depends on GPIO30 output data value	Depends on GPIO30 output data value	Off

**Notes:**

1. If entering Deep Sx, pin will assert and become undriven ("Off") when suspend well drops upon Deep Sx entry.

### 5.14.9.7 RTCRST# and SRTCST#

RTCRST# is used to reset PCH registers in the RTC Well to their default value. If a jumper is used on this pin, it should only be pulled low when system is in the G3 state and then replaced to the default jumper position. Upon booting, BIOS should recognize that RTCRST# was asserted and clear internal PCH registers accordingly. It is imperative that this signal not be pulled low in the S0 to S5 states.

SRTCST# is used to reset portions of the Intel ME and should not be connected to a jumper or button on the platform. The only time this signal gets asserted (driven low in combination with RTCRST#) should be when the coin cell battery is removed or not installed and the platform is in the G3 state. Pulling this signal low independently (without RTCRST# also being driven low) may cause the platform to enter an indeterminate state. Similar to RTCRST#, it is imperative that SRTCST# not be pulled low in the S0 to S5 states.

See [Figure 2-2](#) which demonstrates the proper circuit connection of these pins.





### 5.14.10 Legacy Power Management Theory of Operation

Instead of relying on ACPI software, legacy power management uses BIOS and various hardware mechanisms. The scheme relies on the concept of detecting when individual subsystems are idle, detecting when the whole system is idle, and detecting when accesses are attempted to idle subsystems.

However, the operating system is assumed to be at least APM enabled. Without APM calls, there is no quick way to know when the system is idle between keystrokes. The PCH does not support burst modes.

#### 5.14.10.1 APM Power Management

The PCH has a timer that, when enabled by the 1MIN\_EN bit in the SMI Control and Enable register, generates an SMI once per minute. The SMI handler can check for system activity by reading the DEVTRAP\_STS register. If none of the system bits are set, the SMI handler can increment a software counter. When the counter reaches a sufficient number of consecutive minutes with no activity, the SMI handler can then put the system into a lower power state.

If there is activity, various bits in the DEVTRAP\_STS register will be set. Software clears the bits by writing a 1 to the bit position.

The DEVTRAP\_STS register allows for monitoring various internal devices, or Super I/O devices (SP, PP, FDC) on LPC, keyboard controller accesses, or audio functions on LPC.

#### 5.14.11 Reset Behavior

When a reset is triggered, the PCH will send a warning message to the processor to allow the processor to attempt to complete any outstanding memory cycles and put memory into a safe state before the platform is reset. When the processor is ready, it will send an acknowledge message to the PCH. Once the message is received the PCH asserts PLTRST#.

The PCH does not require an acknowledge message from the processor to trigger PLTRST#. A global reset will occur after 4 seconds if an acknowledge from the processor is not received.

When the PCH causes a reset by asserting PLTRST# its output signals will go to their reset states.

A reset in which the host platform is reset and PLTRST# is asserted is called a Host Reset or Host Partition Reset. Depending on the trigger a host reset may also result in power cycling see [Table 5-36](#) for details. If a host reset is triggered and the PCH times out before receiving an acknowledge message from the processor a Global Reset with power cycle will occur.

A reset in which the host and Intel ME partitions of the platform are reset is called a Global Reset. During a Global Reset, all PCH functionality is reset except RTC Power Well backed information and Suspend well status, configuration, and functional logic for controlling and reporting the reset. Intel ME and Host power back up after the power cycle period.

Straight to S5 is another reset type where all power wells that are controlled by the SLP\_S3#, SLP\_S4#, and SLP\_A# pins, as well as SLP\_S5# and SLP\_LAN# (if pins are not configured as GPIOs), are turned off. All PCH functionality is reset except RTC Power Well backed information and Suspend well status, configuration, and functional logic for controlling and reporting the reset. The host stays there until a valid wake event occurs.



Table 5-36 shows the various reset triggers.

**Table 5-36. Causes of Host and Global Resets**

Trigger	Host Reset without Power Cycle <sup>1</sup>	Host Reset with Power Cycle <sup>2</sup>	Global Reset with Power Cycle <sup>3</sup>	Straight to S5 (Host Stays there)
Write of 0Eh to CF9h (RST_CNT Register) when Global Reset Bit=0b	No	Yes	No (Note 4)	
Write of 06h to CF9h (RST_CNT Register) when Global Reset Bit=0b	Yes	No	No (Note 4)	
SYS_RESET# Asserted and CF9h (RST_CNT Register) Bit 3 = 0	Yes	No	No (Note 4)	
SYS_RESET# Asserted and CF9h (RST_CNT Register) Bit 3 = 1	No	Yes	No (Note 4)	
SMBus Slave Message received for Reset with Power Cycle	No	Yes	No (Note 4)	
SMBus Slave Message received for Reset without Power Cycle	Yes	No	No (Note 4)	
SMBus Slave Message received for unconditional Power Down	No	No	No	Yes
TCO Watchdog Timer reaches zero two times	Yes	No	No (Note 4)	
Power Failure: PCH_PWROK signal goes inactive in S0/S1 or DPWROK drops	No	No	Yes	
SYS_PWROK Failure: SYS_PWROK signal goes inactive in S0/S1	No	No	Yes	
Processor Thermal Trip (THRMTRIP#) causes transition to S5 and reset asserts	No	No	No	Yes
PCH internal thermal sensors signals a catastrophic temperature condition	No	No	No	Yes
Power Button 4 second override causes transition to S5 and reset asserts	No	No	No	Yes
Special shutdown cycle from processor causes CF9h-like PLTRST# and CF9h (RST_CNT Register) Bit 3 = 1	No	Yes	No (Note 4)	
Special shutdown cycle from processor causes CF9h-like PLTRST# and CF9h (RST_CNT Register) Bit 3 = 0	Yes	No	No (Note 4)	
Intel ME Triggered Host Reset without power cycle	Yes	No	No (Note 4)	
Intel ME Triggered Host Reset with power cycle	No	Yes	No (Note 4)	
Intel ME Triggered Power Button Override	No	No	No	Yes
Intel ME Watchdog Timer Timeout	No	No	No	Yes
Intel ME Triggered Global Reset	No	No	Yes	
Intel ME Triggered Host Reset with power down (host stays there)	No	Yes (Note 5)	No (Note 4)	
PLTRST# Entry Time-out	No	No	Yes	
S3/4/5 Entry Timeout	No	No	No	Yes
PROCPWRGD Stuck Low	No	No	Yes	
Power Management Watchdog Timer	No	No	No	Yes
Intel ME Hardware Uncorrectable Error	No	No	No	Yes

**Notes:**

1. The PCH drops this type of reset request if received while the system is in S3/S4/S5.
2. PCH does not drop this type of reset request if received while system is in a software-entered S3/S4/S5 state. However, the PCH will perform the reset without executing the RESET\_WARN protocol in these states.
3. The PCH does not send warning message to processor, reset occurs without delay.



4. Trigger will result in Global Reset with power cycle if the acknowledge message is not received by the PCH.
5. The PCH waits for enabled wake event to complete reset.

## 5.15 System Management (D31:F0)

The PCH provides various functions to make a system easier to manage and to lower the Total Cost of Ownership (TCO) of the system. Features and functions can be augmented using external A/D converters and GPIO, as well as an external microcontroller.

The following features and functions are supported by the PCH:

- Processor present detection
  - Detects if processor fails to fetch the first instruction after reset
- Various Error detection (such as ECC Errors) indicated by host controller
  - Can generate SMI#, SCI, SERR, NMI, or TCO interrupt
- Intruder Detect input
  - Can generate TCO interrupt or SMI# when the system cover is removed
  - INTRUDER# allowed to go active in any power state, including G3
- Detection of bad BIOS Flash (FWH or Flash on SPI) programming
  - Detects if data on first read is FFh (indicates that BIOS flash is not programmed)

**Note:** Voltage ID from the processor can be read using GPI signals.

### 5.15.1 Theory of Operation

The System Management functions are designed to allow the system to diagnose failing subsystems. The intent of this logic is that some of the system management functionality can be provided without the aid of an external microcontroller.

#### 5.15.1.1 Detecting a System Lockup

When the processor is reset, it is expected to fetch its first instruction. If the processor fails to fetch the first instruction after reset, the TCO timer times out twice and the PCH asserts PLTRST#.

#### 5.15.1.2 Handling an Intruder

The PCH has an input signal, INTRUDER#, that can be attached to a switch that is activated by the system's case being open. This input has a two RTC clock debounce. If INTRUDER# goes active (after the debouncer), this will set the INTRD\_DET bit in the TCO2\_STS register. The INTRD\_SEL bits in the TCO\_CNT register can enable the PCH to cause an SMI# or interrupt. The BIOS or interrupt handler can then cause a transition to the S5 state by writing to the SLP\_EN bit.

The software can also directly read the status of the INTRUDER# signal (high or low) by clearing and then reading the INTRD\_DET bit. This allows the signal to be used as a GPI if the intruder function is not required.

If the INTRUDER# signal goes inactive some point after the INTRD\_DET bit is written as a 1, then the INTRD\_DET bit will go to a 0 when INTRUDER# input signal goes inactive. Note that this is slightly different than a classic sticky bit, since most sticky bits would remain active indefinitely when the signal goes active and would immediately go inactive when a 1 is written to the bit.



**Note:** The INTRD\_DET bit resides in the PCH's RTC well, and is set and cleared synchronously with the RTC clock. Thus, when software attempts to clear INTRD\_DET (by writing a 1 to the bit location) there may be as much as two RTC clocks (about 65  $\mu$ s) delay before the bit is actually cleared. Also, the INTRUDER# signal should be asserted for a minimum of 1 ms to ensure that the INTRD\_DET bit will be set.

**Note:** If the INTRUDER# signal is still active when software attempts to clear the INTRD\_DET bit, the bit remains set and the SMI is generated again immediately. The SMI handler can clear the INTRD\_SEL bits to avoid further SMIs. However, if the INTRUDER# signal goes inactive and then active again, there will not be further SMIs, since the INTRD\_SEL bits would select that no SMI# be generated.

### 5.15.1.3 Detecting Improper Flash Programming

The PCH can detect the case where the BIOS flash is not programmed. This results in the first instruction fetched to have a value of FFh. The BIOS flash may reside in FWH or flash on the SPI bus.

### 5.15.1.4 Heartbeat and Event Reporting using SMLink/SMBus

Heartbeat and event reporting using SMLink/SMBus is no longer supported. The Intel AMT logic in PCH can be programmed to generate an interrupt to the Intel ME when an event occurs. The Intel ME will poll the TCO registers to gather appropriate bits to send the event message to the Gigabit Ethernet controller, if Intel ME is programmed to do so.




## 5.15.2 TCO Modes

### 5.15.2.1 TCO Legacy/Compatible Mode

In TCO Legacy/Compatible mode, only the host SMBus is utilized. The TCO Slave is connected to the host SMBus internally by default. In this mode, the Intel ME SMBus controllers are not used and should be disabled by soft strap.

**Figure 5-9. TCO Legacy/Compatible Mode SMBus Configuration**



In TCO Legacy/Compatible mode the PCH can function directly with an external LAN controller or equivalent external LAN controller to report messages to a network management console without the aid of the system processor. This is crucial in cases where the processor is malfunctioning or cannot function due to being in a low-power state. Table 5-37 includes a list of events that will report messages to the network management console.

**Table 5-37. Event Transitions that Cause Messages (Sheet 1 of 2)**

Event	Assertion?	de-assertion?	Comments
INTRUDER# pin	Yes	No	Must be in "S1 or hung S0" state
THRM# pin	Yes	Yes	Must be in "S1 or hung S0" state. Note that the THRM# pin is isolated when the core power is off, thus preventing this event in S3-S5.

**Table 5-37. Event Transitions that Cause Messages (Sheet 2 of 2)**

Event	Assertion?	de-assertion?	Comments
Watchdog Timer Expired	Yes	No (NA)	"S1 or hung S0" state entered
GPIO[11]/SMBALERT# pin	Yes	Yes	Must be in "S1 or hung S0" state
CPU_PWR_FLR	Yes	No	"S1 or hung S0" state entered

**Note:** The GPIO11/SMBALERT# pin will trigger an event message (when enabled by the GPIO11\_ALERT\_DISABLE bit) regardless of whether it is configured as a GPI or not.


### 5.15.2.2 Advanced TCO Mode

The PCH supports the Advanced TCO mode in which SMLink0 and SMLink1 are used in addition to the host SMBus. See Figure 5-10 for more details. In this mode, the Intel ME SMBus controllers must be enabled by soft strap in the flash descriptor.

SMLink0 is mainly for integrated LAN use and when an Intel PHY Clarkville is connected to SMLink0, a soft strap must be set to indicate that the PHY is connected to SMLink0. The interface will be running at the frequency of up to 1 MHz depending on different factors such as board routing or bus loading when the Fast Mode is enabled using a soft strap.

SMLink1 is mainly for Embedded Controller (EC) or Baseboard Management Controller (BMC) use. In the case when a BMC is connected to SMLink1, the BMC communicates with the Intel ME through the Intel ME SMBus connected to SMLink1. The host and TCO slave communicate with BMC through SMBus.

**Figure 5-10. Advanced TCO Mode**



**Note:** EC or BMC can also be connected to SMLink0.



## 5.16 General Purpose I/O (D31:F0)

The PCH contains up to 70 General Purpose Input/Output (GPIO) signals for PCH. Each GPIO can be configured as an input or output signal. The number of inputs and outputs varies depending on the configuration. Following is a brief summary of GPIO features.

- Capability to mask Suspend well GPIOs from CF9h events (configured using GP\_RST\_SEL registers)
- Added capability to program GPIO prior to switching to output

### 5.16.1 Power Wells

Some GPIOs exist in the suspend power plane. Care must be taken to make sure GPIO signals are not driven high into powered-down planes. Some PCH GPIOs may be connected to pins on devices that exist in the core well. If these GPIOs are outputs, there is a danger that a loss of core power (PCH\_PWROK low) or a Power Button Override event results in the PCH driving a pin to a logic 1 to another device that is powered down.

### 5.16.2 SMI# SCI and NMI Routing

The routing bits for GPIO[15:0] allow an input to be routed to SMI#, SCI, NMI or neither. Note that a bit can be routed to either an SMI# or an SCI, but not both.

### 5.16.3 Triggering

GPIO[15:0] have “sticky” bits on the input. Refer to the GPE0\_STS register and the ALT\_GPI\_SMI\_STS register. As long as the signal goes active for at least 2 clock cycles, the PCH keeps the sticky status bit active. The active level can be selected in the GP\_INV register. This does not apply to GPI\_NMI\_STS residing in GPIO I/O space.

If the system is in an S0 or an S1 state, the GPI inputs are sampled at 33 MHz, so the signal only needs to be active for about 60 ns to be latched. In the S3–S5 states, the GPI inputs are sampled at 32.768 kHz, and thus must be active for at least 61 microseconds to be latched. Note: GPIs that are in the core well are not capable of waking the system from sleep states where the core well is not powered.

If the input signal is still active when the latch is cleared, it will again be set. Another edge trigger is not required. This makes these signals “level” triggered inputs.

### 5.16.4 GPIO Registers Lockdown

The following GPIO registers are locked down when the GPIO Lockdown Enable (GLE) bit is set. The GLE bit resides in D31:F0:GPIO Control (GC) register.

- Offset 00h: GPIO\_USE\_SEL[31:0]
- Offset 04h: GP\_IO\_SEL[31:0]
- Offset 0Ch: GP\_LVL[31:0]
- Offset 28h: GPI\_NMI\_EN[15:0]
- Offset 2Ch: GPI\_INV[31:0]
- Offset 30h: GPIO\_USE\_SEL2[63:32]
- Offset 34h: GPI\_IO\_SEL2[63:32]
- Offset 38h: GP\_LVL2[63:32]
- Offset 40h: GPIO\_USE\_SEL3[95:64]
- Offset 44h: GPI\_IO\_SEL3[95:64]
- Offset 48h: GP\_LVL3[95:64]
- Offset 60h: GP\_RST\_SEL[31:0]
- Offset 64h: GP\_RST\_SEL2[63:32]
- Offset 68h: GP\_RST\_SEL3[95:64]

**Note:** All other GPIO registers not listed here are not to be locked by GLE.

Once these registers are locked down, they become Read-Only registers and any software writes to these registers will have no effect. To unlock the registers, the GPIO Lockdown Enable (GLE) bit is required to be cleared to '0'. When the GLE bit changes from a '1' to a '0' a System Management Interrupt (SMI#) is generated if enabled. Once the GPIO\_UNLOCK\_SMI bit is set, it can not be changed until a PLTRST# occurs. This ensures that only BIOS can change the GPIO configuration. If the GLE bit is cleared by unauthorized software, BIOS will set the GLE bit again when the SMI# is triggered and these registers will continue to be locked down.


### 5.16.5 Serial POST Codes over GPIO

The PCH adds the extended capability allowing system software to serialize POST or other messages on GPIO. This capability negates the requirement for dedicated diagnostic LEDs on the platform.

#### 5.16.5.1 Theory of Operation

For the PCH generation POST code serialization logic will be shared with GPIO. These GPIOs will likely be shared with LED control offered by the Super I/O (SIO) component. Figure 5-11 shows a likely configuration.

**Figure 5-11. Serial Post over GPIO Reference Circuit**



The anticipated usage model is that either the PCH or the SIO can drive a pin low to turn off an LED. In the case of the power LED, the SIO would normally leave its corresponding pin in a high-Z state to allow the LED to turn on. In this state, the PCH can blink the LED by driving its corresponding pin low and subsequently tri-stating the buffer. The I/O buffer should not drive a '1' when configured for this functionality and should be capable of sinking 24 mA of current.

An external optical sensing device can detect the on/off state of the LED. By externally post-processing the information from the optical device, the serial bit stream can be recovered. The hardware will supply a 'sync' byte before the actual data transmission to allow external detection of the transmit frequency. The frequency of transmission should be limited to 1 transition every 1  $\mu$ s to ensure the detector can reliably sample the on/off state of the LED. To allow flexibility in pull-up resistor values for power optimization, the frequency of the transmission is programmable using the DRS field in the GP\_GB\_CMDSTS register.





The serial bit stream is Manchester encoded. This choice of transmission ensures that a transition will be seen on every clock. The 1 or 0 data is based on the transmission happening during the high or low phase of the clock.

As the clock will be encoded within the data stream, hardware must ensure that the Z-0 and 0-Z transitions are glitch-free. Driving the pin directly from a flop or through glitch-free logic are possible methods to meet the glitch-free requirement.

A simplified hardware/software register interface provides control and status information to track the activity of this block. Software enabling the serial blink capability should implement an algorithm referenced below to send the serialized message on the enabled GPIO.

1. Read the Go/Busy status bit in the GP\_GB\_CMDSTS register and verify it is cleared. This will ensure that the GPIO is idled and a previously requested message is still not in progress.
2. Write the data to serialize into the GP\_GB\_DATA register.
3. Write the DLS and DRS values into the GP\_GB\_CMDSTS register and set the Go bit. This may be accomplished using a single write.

The reference diagram shows the LEDs being powered from the suspend supply. By providing a generic capability that can be used both in the main and the suspend power planes maximum flexibility can be achieved. A key point to make is that the PCH will not unintentionally drive the LED control pin low unless a serialization is in progress. System board connections utilizing this serialization capability are required to use the same power plane controlling the LED as the PCH GPIO pin. Otherwise, the PCH GPIO may float low during the message and prevent the LED from being controlled from the SIO. The hardware will only be serializing messages when the core power well is powered and the processor is operational.

Care should be taken to prevent the PCH from driving an active '1' on a pin sharing the serial LED capability. Since the SIO could be driving the line to 0, having the PCH drive a 1 would create a high current path. A recommendation to avoid this condition involves choosing a GPIO defaulting to an input. The GP\_SER\_BLINK register should be set first before changing the direction of the pin to an output. This sequence ensures the open-drain capability of the buffer is properly configured before enabling the pin as an output.

### 5.16.5.2 Serial Message Format

In order to serialize the data onto the GPIO, an initial state of high-Z is assumed. The SIO is required to have its LED control pin in a high-Z state as well to allow the PCH to blink the LED (refer to the reference diagram).


The three components of the serial message include the sync, data, and idle fields. The sync field is 7 bits of '1' data followed by 1 bit of '0' data. Starting from the high-Z state (LED on) provides external hardware a known initial condition and a known pattern. In case one or more of the leading 1 sync bits are lost, the 1s followed by 0 provide a clear indication of 'end of sync'. This pattern will be used to 'lock' external sampling logic to the encoded clock.

The data field is shifted out with the highest byte first (MSB). Within each byte, the most significant bit is shifted first (MSb).

The idle field is enforced by the hardware and is at least 2 bit times long. The hardware will not clear the Busy and Go bits until this idle time is met. Supporting the idle time in hardware prevents time-based counting in BIOS as the hardware is immediately ready for the next serial code when the Go bit is cleared. Note that the idle state is represented as a high-Z condition on the pin. If the last transmitted bit is a 1, returning

to the idle state will result in a final 0-1 transition on the output Manchester data. Two full bit times of idle correspond to a count of 4 time intervals (the width of the time interval is controlled by the DRS field).

The following waveform shows a 1-byte serial write with a data byte of 5Ah. The internal clock and bit position are for reference purposes only. The Manchester D is the resultant data generated and serialized onto the GPIO. Since the buffer is operating in open-drain mode the transitions are from high-Z to 0 and back.



## 5.16.6 GPIO Serial Expander (GSX)

### 5.16.6.1 Overview

There are a finite number of GPIOs available to be used in the PCH and servers frequently runs out of GPIOs. To help alleviate this issue, a capability has been added to the PCH, the GPIO Serial Expander. This is an interface that uses external serial-to-parallel and parallel-to-serial expander chips to provide up to 64 additional general purpose I/O signals in steps of eight while only consuming five PCH's I/O pins.

### 5.16.6.2 Configuration

GSX uses five signals, Clock (GSXCLK), Dataout (GSXSDOUT), Datain (GSXSDIN), Reset (GSXSRESET#) and Load (GSXSLOAD). These signals are multiplexed with GPIO[54:50] signals. A soft strap is used to configure whether GSX is enabled or not. There is no hardstrap configuration or post-boot BIOS setting to change this.

**Note:**

All GSX native functions are determined by GPIO Serial Expander Enable soft strap. Software MUST NOT program the GPIO53/GSXSDIN pin to GPIO mode by setting GPIO\_USE\_SEL[53] bit when GSX is enabled through soft strap. GPIO mode will override GSX operational mode and possible cause board contention on GPIO53 if the platform had planned to use this pin as GSXDIN. It is also recommend that GPIO\_IO\_SEL[53] be set to 1 when operating in GSX mode as added protection against board contention.

### 5.16.6.3 Operation

When the soft straps for the PCH are read, the multiplexed signals become GSX only signals and can not be used as general purpose I/O signals. Coming out of reset, the GSXSRESET# signal automatically gets asserted to clear the outputs. This signal stays active until the first cycle to program/upload data.

Software is required to set up the appropriate registers. It defines how many output registers and input registers there are. The max number of combined registers is 8 as the maximum GPIOs are 64. The registers can be any mix and match of input and output. For example, you could have 64 outputs and no inputs, 64 inputs and no outputs, 8 inputs and 56 outputs, and so forth. Also, it's not required to add up to a maximum of 64 I/O. The GSX bus could also support only 8 inputs and 8 outputs, for example.



After resetting the GSX bus with a write to IOERST, software will load up the CxGPOLVL and CxGPOLVL\_DW1 registers with data to be written out to the serial to parallel output expanders (how many bits are programmed, is dependent upon how many outputs are defined in the capabilities register). A write to the START (ST) bit will cause the serialization process to begin. First all the output bits are shifted out to the serial to parallel buffers. Then GSXSLOAD goes high to latch in and enable the output of the buffers. At the same time, GSXSLOAD latches in the data into the parallel-to-serial buffers and that data is read into the input buffers (CxGPILVL and CxGPILVL\_DW1).

Once the START bit is set, the serialization process starts running continuously... writing out the contents of the CxGPOLVL registers and programming the contents of the CxGPILVL registers. Clearing this bit (writing a "0" to it) will stop the process but only on an atomic boundary. That is HW will finish serializing the output and finishing reading in the serial data if it began the cycle.

There are two read only bits to help software with the programming of the CxGPOLVL registers and the reading of the CxGPILVL registers. RUNNING (RUN) is set to a "1" as long as the HW is in the process of writing out and reading in data. BUSY (BSY) is a "1" as long as the CxGPOLVL data has not been completely written out at least once. For software to make sure that data is not in the middle of being updated, it needs to wait until RUNNING is a "0". SW will program START to a "0" and wait for RUNNING to be a "0" before it knows it's safe to load in new data to the output buffers, or read data from the input buffers without fear of data being updated in the middle of the cycle.

## 5.17 SATA Host Controller (D31:F2, F5)

The SATA function in the PCH has three modes of operation to support different operating system conditions. In the case of Native IDE enabled operating systems, the PCH uses two controllers to enable all six ports of the bus. The first controller (Device 31: Function 2) supports ports 0 – 3 and the second controller (Device 31: Function 5) supports ports 4 and 5. When using a legacy operating system, only one controller (Device 31: Function 2) is available that supports ports 0 – 3. In AHCI or RAID mode, only one controller (Device 31: Function 2) is utilized enabling all six ports and the second controller (Device 31: Function 5) shall be disabled.

The MAP register, [Section 14.1.27](#), provides the ability to share PCI functions. When sharing is enabled, all decode of I/O is done through the SATA registers. Device 31, Function 1 (IDE controller) is hidden by software writing to the Function Disable Register (D31, F0, Offset F2h, bit 1), and its configuration registers are not used.


The PCH SATA controllers feature six sets of interface signals (ports) that can be independently enabled or disabled (they cannot be tri-stated or driven low). Each interface is supported by an independent DMA controller.

The PCH SATA controllers interact with an attached mass storage device through a register interface that is equivalent to that presented by a traditional IDE host adapter. The host software follows existing standards and conventions when accessing the register interface and follows standard command protocol conventions.

**Note:** SATA interface transfer rates are independent of UDMA mode settings. SATA interface transfer rates will operate at the bus's maximum speed, regardless of the UDMA mode reported by the SATA device or the system BIOS.

### 5.17.1 SATA 6 Gb/s Support

The PCH supports SATA 6 Gb/s transfers with all capable SATA devices.



## 5.17.2 SATA Feature Support

Feature	Description	PCH (AHCI/RAID Disabled)	PCH (AHCI/RAID Enabled)
Native Command Queuing (NCQ)	Allows the device to reorder commands for more efficient data transfers	N/A	Supported
Auto Activate for DMA	Collapses a DMA Setup then DMA Activate sequence into a DMA Setup only	N/A	Supported
Hot Plug Support	Allows for device detection without power being applied and ability to connect and disconnect devices without prior notification to the system	N/A	Supported
Asynchronous Signal Recovery	Provides a recovery from a loss of signal or establishing communication after hot plug	N/A	Supported
6 Gb/s Transfer Rate	Capable of data transfers up to 6 Gb/s	Supported	Supported
ATAPI Asynchronous Notification	A mechanism for a device to send a notification to the host that the device requires attention	N/A	Supported
Host & Link Initiated Power Management	Capability for the host controller or device to request Partial and Slumber interface power states	N/A	Supported
Staggered Spin-Up	Enables the host the ability to spin up hard drives sequentially to prevent power load problems on boot	Supported	Supported
Command Completion Coalescing	Reduces interrupt and completion overhead by allowing a specified number of commands to complete and then generating an interrupt to process the commands	N/A	N/A
External SATA	Technology that allows for an outside the box connection of up to 2 meters (when using the cable defined in SATA-IO)	N/A	Supported

## 5.17.3 Theory of Operation

### 5.17.3.1 Standard ATA Emulation

The PCH contains a set of registers that shadow the contents of the legacy IDE registers. The behavior of the Command and Control Block registers, PIO, and DMA data transfers, resets, and interrupts are all emulated.

**Note:** The PCH will assert INTR when the master device completes the EDD command regardless of the command completion status of the slave device. If the master completes EDD first, an INTR is generated and BSY will remain '1' until the slave completes the command. If the slave completes EDD first, BSY will be '0' when the master completes the EDD command and asserts INTR. Software must wait for busy to clear (0) before completing an EDD command, as required by the ATA5 through ATA7 (T13) industry standards.

### 5.17.3.2 48-Bit LBA Operation

The SATA host controller supports 48-bit LBA through the host-to-device register FIS when accesses are performed using writes to the task file. The SATA host controller will ensure that the correct data is put into the correct byte of the host-to-device FIS.

There are special considerations when reading from the task file to support 48-bit LBA operation. Software may need to read all 16-bits. Since the registers are only 8-bits wide and act as a FIFO, a bit must be set in the device/control register, which is at offset 3F6h for primary and 376h for secondary (or their native counterparts).



If software clears Bit 7 of the control register before performing a read, the last item written will be returned from the FIFO. If software sets Bit 7 of the control register before performing a read, the first item written will be returned from the FIFO.

#### 5.17.4 SATA Swap Bay Support

The PCH provides for basic SATA swap bay support using the PSC register configuration bits and power management flows. A device can be powered down by software and the port can then be disabled, allowing removal and insertion of a new device.

**Note:** This SATA swap bay operation requires board hardware (implementation specific), BIOS, and operating system support.

#### 5.17.5 Hot-Plug Operation

The PCH supports Hot-Plug Surprise removal and Insertion Notification. An internal SATA port with a Mechanical Presence Switch can support PARTIAL and SLUMBER with Hot Plug Enabled. Software can take advantage of power savings in the low power states while enabling hot-plug operation. Refer to chapter 7 of the AHCI specification for details.

#### 5.17.6 Function Level Reset Support (FLR)

The SATA Host Controller supports the Function Level Reset (FLR) capability. The FLR capability can be used in conjunction with Intel Virtualization Technology. FLR allows an operating system in a Virtual Machine to have complete control over a device, including its initialization, without interfering with the rest of the platform. The device provides a software interface that enables the Operating System to reset the whole device as if a platform reset was asserted.

##### 5.17.6.1 FLR Steps

###### 5.17.6.1.1 FLR Initialization

1. A FLR is initiated by software writing a '1' to the Initiate FLR bit.
2. All subsequent requests targeting the Function will not be claimed and will be Master Abort Immediate on the bus. This includes any configuration, I/O or Memory cycles, however, the Function shall continue to accept completions targeting the Function.

###### 5.17.6.1.2 FLR Operation

The Function will Reset all configuration, I/O and memory registers of the Function except those indicated otherwise and reset all internal states of the Function to the default or initial condition.

###### 5.17.6.1.3 FLR Completion

The Initiate FLR bit is reset (cleared) when the FLR reset is completed. This bit can be used to indicate to the software that the FLR reset is completed.

**Note:** From the time Initiate FLR bit is written to 1 software must wait at least 100 ms before accessing the function.



### 5.17.7 Intel® Rapid Storage Technology (Intel® RST) Configuration

The Intel® Rapid Storage Technology offers several diverse options for RAID (redundant array of independent disks) to meet the needs of the end user. AHCI support provides higher performance and alleviates disk bottlenecks by taking advantage of the independent DMA engines that each SATA port offers in the PCH.

- RAID Level 0 performance scaling up to 6 drives, enabling higher throughput for data intensive applications such as video editing.
- Data security is offered through RAID Level 1, which performs mirroring.
- RAID Level 10 provides high levels of storage performance with data protection, combining the fault-tolerance of RAID Level 1 with the performance of RAID Level 0. By striping RAID Level 1 segments, high I/O rates can be achieved on systems that require both performance and fault-tolerance. RAID Level 10 requires 4 hard drives, and provides the capacity of two drives.
- RAID Level 5 provides highly efficient storage while maintaining fault-tolerance on 3 or more drives. By striping parity, and rotating it across all disks, fault tolerance of any single drive is achieved while only consuming 1 drive worth of capacity. That is, a 3 drive RAID 5 has the capacity of 2 drives, or a 4 drive RAID 5 has the capacity of 3 drives. RAID 5 has high read transaction rates, with a medium write rate. RAID 5 is well suited for applications that require high amounts of storage while maintaining fault tolerance.

By using the PCH's built-in Intel RST, there is no loss of PCI resources (request/grant pair) or add-in card slot.

Intel RST functionality requires the following items:

1. PCH enabled for Intel RST
2. Intel RST RAID Option ROM must be on the platform
3. Intel RST drivers, most recent revision.
4. At least two SATA hard disk drives (minimum depends on RAID configuration).

Intel RST is not available in the following configurations:

1. The SATA controller is in compatible mode.
2. The SATA controller is programmed in RAID mode, but the AIE bit (D31:F2:Offset 9Ch bit 7) is set to 1.

#### 5.17.7.1 Intel® Rapid Storage Technology (Intel® RST) RAID Option ROM

The Intel RST RAID Option ROM is a standard PnP Option ROM that is easily integrated into any System BIOS. When in place, it provides the following three primary functions:

- Provides a text mode user interface that allows the user to manage the RAID configuration on the system in a pre-operating system environment. Its feature set is kept simple to keep size to a minimum, but allows the user to create and delete RAID volumes and select recovery options when problems occur.
- Provides boot support when using a RAID volume as a boot disk. It does this by providing Int13 services when a RAID volume needs to be accessed by MS-DOS applications (such as NTLDR) and by exporting the RAID volumes to the System BIOS for selection in the boot order.
- At each boot up, provides the user with a status of the RAID volumes and the option to enter the user interface by pressing CTRL-I.



## 5.17.8 Intel® Smart Response Technology

Part of the Intel RST storage class driver feature set, Intel® Smart Response Technology implements storage I/O caching to provide users with faster response times for things like system boot and application startup. On a traditional system, performance of these operations is limited by the hard drive, particularly when there may be other I/O intensive background activities running simultaneously, like system updates or virus scans. Intel Smart Response Technology accelerates the system response experience by putting frequently-used blocks of disk data on an SSD, providing dramatically faster access to user data than the hard disk alone can provide. The user sees the full capacity of the hard drive with the traditional single drive letter with overall system responsiveness similar to what an SSD-only system provides.

## 5.17.9 Power Management Operation

Power management of the PCH SATA controller and ports will cover operations of the host controller and the SATA wire.

### 5.17.9.1 Power State Mappings

The D0 PCI power management state for device is supported by the PCH SATA controller.

SATA devices may also have multiple power states. From parallel ATA, three device states are supported through ACPI. They are:

- D0 – Device is working and instantly available.
- D1 – Device enters when it receives a STANDBY IMMEDIATE command. Exit latency from this state is in seconds
- D3 – From the SATA device’s perspective, no different than a D1 state, in that it is entered using the STANDBY IMMEDIATE command. However, an ACPI method is also called which will reset the device and then cut its power.

Each of these device states are subsets of the host controller’s D0 state.

Finally, SATA defines three PHY layer power states, which have no equivalent mappings to parallel ATA. They are:

- PHY READY – PHY logic and PLL are both on and active
- Partial – PHY logic is powered, but in a reduced state. Exit latency is no longer than 10 ns
- Slumber – PHY logic is powered, but in a reduced state. Exit latency can be up to 10 ms.

Since these states have much lower exit latency than the ACPI D1 and D3 states, the SATA controller defines these states as sub-states of the device D0 state.

## 5.17.10 Power State Transitions

### 5.17.10.1 Partial and Slumber State Entry/Exit

The partial and slumber states save interface power when the interface is idle. It would be most analogous to CLKRUN# (in power savings, not in mechanism), where the interface can have power saved while no commands are pending. The SATA controller defines PHY layer power management (as performed using primitives) as a driver operation from the host side, and a device proprietary mechanism on the device side. The SATA controller accepts device transition types, but does not issue any transitions as a host. All received requests from a SATA device will be ACKed.





When an operation is performed to the SATA controller such that it needs to use the SATA cable, the controller must check whether the link is in the Partial or Slumber states, and if so, must issue a COM\_WAKE to bring the link back online. Similarly, the SATA device must perform the same action.

### 5.17.10.2 Device D1, D3 States

These states are entered after some period of time when software has determined that no commands will be sent to this device for some time. The mechanism for putting a device in these states does not involve any work on the host controller, other than sending commands over the interface to the device. The command most likely to be used in ATA/ATAPI is the "STANDBY IMMEDIATE" command.

#### 5.17.10.2.1 Host Controller D3<sub>HOT</sub> State

After the interface and device have been put into a low power state, the SATA host controller may be put into a low power state. This is performed using the PCI power management registers in configuration space. There are two very important aspects to note when using PCI power management.

1. When the power state is D3, only accesses to configuration space are allowed. Any attempt to access the memory or I/O spaces will result in master abort.
2. When the power state is D3, no interrupts may be generated, even if they are enabled. If an interrupt status bit is pending when the controller transitions to D0, an interrupt may be generated.

When the controller is put into D3, it is assumed that software has properly shut down the device and disabled the ports. Therefore, there is no need to sustain any values on the port wires. The interface will be treated as if no device is present on the cable, and power will be minimized.

When returning from a D3 state, an internal reset will not be performed.

#### 5.17.10.2.2 Non-AHCI Mode PME# Generation

When in non-AHCI mode (legacy mode) of operation, the SATA controller does not generate PME#. This includes attach events (since the port must be disabled), or interlock switch events (using the SATAGP pins).

### 5.17.10.3 SMI Trapping (APM)

D31:F2:Offset C0h (see [Section 13.1.45](#)) contain control for generating SMI# on accesses to the IDE I/O spaces. These bits map to the legacy ranges (1F0–1F7h, 3F6h, 170–177h, and 376h) and native IDE ranges defined by PCMDBA, PCTLBA, SCMDBA and SCTLBA. If the SATA controller is in legacy mode and is using these addresses, accesses to one of these ranges with the appropriate bit set causes the cycle to not be forwarded to the SATA controller, and for an SMI# to be generated. If an access to the Bus-Master IDE registers occurs while trapping is enabled for the device being accessed, then the register is updated, an SMI# is generated, and the device activity status bits ([Section 13.1.46](#)) are updated indicating that a trap occurred.

## 5.17.11 SATA Device Presence


In legacy mode, the SATA controller does not generate interrupts based on hot-plug/unplug events. However, the SATA PHY does know when a device is connected (if not in a partial or slumber state), and it is beneficial to communicate this information to host software as this will greatly reduce boot times and resume times.





The flow used to indicate SATA device presence is shown in Figure 5-12. The 'PxE' bit refers to PCS.P[3:0]E bits, depending on the port being checked and the 'PxP' bits refer to the PCS.P[3:0]P bits, depending on the port being checked. If the PCS/PxP bit is set a device is present, if the bit is cleared a device is not present. If a port is disabled, software can check to see if a new device is connected by periodically re-enabling the port and observing if a device is present, if a device is not present it can disable the port and check again later. If a port remains enabled, software can periodically poll PCS.PxP to see if a new device is connected.

Figure 5-12. Flow for Port Enable / Device Present Bits



### 5.17.12 SATA LED

The SATALED# output is driven whenever the BSY bit is set in any SATA port. The SATALED# is an active-low open-drain output. When SATALED# is low, the LED should be active. When SATALED# is high, the LED should be inactive.

### 5.17.13 AHCI Operation

The PCH provides hardware support for Advanced Host Controller Interface (AHCI), a programming interface for SATA host controllers developed through a joint industry effort. AHCI defines transactions between the SATA controller and software and enables advanced performance and usability with SATA. Platforms supporting AHCI may take advantage of performance features such as no master/slave designation for SATA devices—each device is treated as a master—and hardware assisted native command queuing. AHCI also provides usability enhancements such as Hot-Plug. AHCI requires appropriate software support (such as, an AHCI driver) and for some features, hardware support in the SATA device or additional platform hardware.

The PCH supports all of the mandatory features of the *Serial ATA Advanced Host Controller Interface Specification*, Revision 1.3 and many optional features, such as hardware assisted native command queuing, aggressive power management, LED indicator support, and Hot-Plug through the use of interlock switch support (additional platform hardware and software may be required depending upon the implementation).



**Note:** For reliable device removal notification while in AHCI operation without the use of interlock switches (surprise removal), interface power management should be disabled for the associated port. See Section 7.3.1 of the *AHCI Specification* for more information.

### 5.17.14 SGPIO Signals

The SGPIO signals, in accordance to the SFF-8485 specification, support per-port LED signaling. These signals are not related to SATALED#, which allows for simplified indication of SATA command activity. The SGPIO group interfaces with an external controller chip that fetches and serializes the data for driving across the SGPIO bus. The output signals then control the LEDs. This feature is only valid in AHCI/RAID mode.

**Note:** Intel does not validate all possible usage cases of this feature. Customers should validate their specific design implementation on their own platforms.

#### 5.17.14.1 Mechanism

The enclosure management for SATA Controller 1 (Device 31: Function 2) involves sending messages that control LEDs in the enclosure. The messages for this function are stored after the normal registers in the AHCI BAR, at Offset 580h bytes for the PCH from the beginning of the AHCI BAR as specified by the EM\_LOC global register (Section 13.4.1.6).

Software creates messages for transmission in the enclosure management message buffer. The data in the message buffer should not be changed if CTL.TM bit is set by software to transmit an update message. Software should only update the message buffer when CTL.TM bit is cleared by hardware otherwise the message transmitted will be indeterminate. Software then writes a register to cause hardware to transmit the message or take appropriate action based on the message content. The software should only create message types supported by the controller, which is LED messages for the PCH. If the software creates other non LED message types (such as, SAF-TE, SES-2), the SGPIO interface may hang and the result is indeterminate.

During reset all SGPIO pins will be in tri-state. The interface will continue staying in tri-state after reset until the first transmission occurs when software programs the message buffer and sets the transmit bit CTL.TM. The SATA Host controller will initiate the transmission by driving SCLOCK and at the same time drive the SLOAD to '0' prior to the actual bit stream transmission. The Host will drive SLOAD low for at least 5 SCLOCK then only start the bit stream by driving the SLOAD to high. SLOAD will be driven high for 1 SCLOCK follow by vendor specific pattern that is default to "0000" if software has yet to program the value. A total of 18-bit stream from 6 ports (Port0, Port1, Port2, Port3, Port4 and Port5) of 3-bit per port LED message will be transmitted on SDATAOUT0 pin after the SLOAD is driven high for 1 SCLOCK. Only 2 ports (Port4, and Port5) of 6 bit total LED message follow by 12 bits of tri-state value will be transmitted out on SDATAOUT1 pin.

All the default LED message values will be high prior to software setting them, except the Activity LED message that is configured to be hardware driven that will be generated based on the activity from the respective port. All the LED message values will be driven to '1' for the port that is unimplemented as indicated in the Port Implemented register regardless of the software programmed value through the message buffer.

There are 2 different ways of resetting the PCH's SGPIO interface, asynchronous reset and synchronous reset. Asynchronous reset is caused by platform reset to cause the SGPIO interface to be tri-state asynchronously. Synchronous reset is caused by setting the CTL.RESET bit, clearing the GHC.AE bit or HBA reset, where Host Controller will



complete the existing full bit stream transmission then only tri-state all the SGPIO pins. After the reset, both synchronous and asynchronous, the SGPIO pins will stay tri-stated.

**Note:** The PCH Host Controller does not ensure that it will cause the target SGPIO device or controller to be reset. Software is responsible to keep the PCH SGPIO interface in tri-state for 2 second to cause a reset on the target of the SGPIO interface.

### 5.17.14.2 Message Format

Messages shall be constructed with a one DWord header that describes the message to be sent followed by the actual message contents. The first DWord shall be constructed as follows:

Bit	Description
31:28	Reserved
27:24	<p><b>Message Type (MTYPE):</b> Specifies the type of the message.</p> <p>The message types are:</p> <p>0h = LED</p> <p>1h = SAF-TE</p> <p>2h = SES-2</p> <p>3h = SGPIO (register based interface)</p> <p>All other values reserved</p>
23:16	<p><b>Data Size (DSIZE):</b> Specifies the data size in bytes. If the message (enclosure services command) has a data buffer that is associated with it that is transferred, the size of that data buffer is specified in this field. If there is no separate data buffer, this field shall have a value of '0'. The data directly follows the message in the message buffer. For the PCH, this value should always be '0'.</p>
15:8	<p><b>Message Size (MSIZE):</b> Specifies the size of the message in bytes. The message size does not include the one DWord header. A value of '0' is invalid. For the PCH, the message size is always 4 bytes.</p>
7:0	Reserved

The SAF-TE, SES-2, and SGPIO message formats are defined in the corresponding specifications, respectively. The LED message type is defined in [Section 5.17.14.3](#). It is the responsibility of software to ensure the content of the message format is correct. If the message type is not programmed as 'LED' for this controller, the controller shall not take any action to update its LEDs. Note that for LED message type, the message size is always consisted of 4 bytes.


### 5.17.14.3 LED Message Type

The LED message type specifies the status of up to three LEDs. Typically, the usage for these LEDs is activity, fault, and locate. Not all implementations necessarily contain all LEDs (for example, some implementations may not have a locate LED). The message identifies the HBA port number and the Port Multiplier port number that the slot status applies to. If a Port Multiplier is not in use with a particular device, the Port Multiplier port number is '0'. The format of the LED message type is defined in [Table 5-38](#). The LEDs retain their values until there is a following update for that particular slot.




**Table 5-38. Multi-activity LED Message Type**

Byte	Description
3-2	<p><b>Value (VAL):</b> This field describes the state of each LED for a particular location. There are three LEDs that may be supported by the HBA. Each LED has 3 bits of control.</p> <p><b>LED values are:</b>            000b – LED shall be off            001b – LED shall be solid on as perceived by human eye            All other values reserved</p> <p><b>The LED bit locations are:</b>            Bits 2:0 – Activity LED (may be driven by hardware)            Bits 5:3 – Vendor Specific LED (such as locate)            Bits 8:6 – Vendor Specific LED (such as fault)            Bits 15:9 – Reserved</p> <p><b>Vendor specific message is:</b>            Bit 3:0 – Vendor Specific Pattern            Bit 15:4 – Reserved</p> <p><b>Note:</b> If Activity LED Hardware Driven (ATTR.ALHD) bit is set, host will output the hardware LED value sampled internally and will ignore software written activity value on bit [2:0]. Since the PCH Enclosure Management does not support port multiplier based LED message, the LED message will be generated independently based on respective port's operation activity. Vendor specific LED values Locate (Bits 5:3) and Fault (Bits 8:6) always are driven by software.</p>
1	<p><b>Port Multiplier Information:</b> Specifies slot specific information related to Port Multiplier. Bits 3:0 specify the Port Multiplier port number for the slot that requires the status update. If a Port Multiplier is not attached to the device in the affected slot, the Port Multiplier port number shall be '0'. Bits 7:4 are reserved. The PCH does not support LED messages for devices behind a Port Multiplier. This byte should be 0.</p>
0	<p><b>HBA Information:</b> Specifies slot specific information related to the HBA.</p> <p>Bits 4:0 – HBA port number for the slot that requires the status update.            Bit 5 – If set to '1', value is a vendor specific message that applies to the entire enclosure. If cleared to '0', value applies to the port specified in bits 4:0.            Bits 7:6 – Reserved</p>



### 5.17.14.4 SGPIO Waveform

Figure 5-13. Serial Data transmitted over the SGPIO Interface



### 5.17.15 External SATA

The PCH supports external SATA. External SATA utilizes the SATA interface outside of the system box. The usage model for this feature must comply with the Serial ATA II Cables and Connectors Volume 2 Gold specification at [www.sata-io.org](http://www.sata-io.org). Intel validates two configurations:

1. The cable-up solution involves an internal SATA cable that connects to the SATA motherboard connector and spans to a back panel PCI bracket with an eSATA connector. A separate eSATA cable is required to connect an eSATA device.
2. The back-panel solution involves running a trace to the I/O back panel and connecting a device using an external SATA connector on the board.

## 5.18 High Precision Event Timers (HPET)

This function provides a set of timers that can be used by the operating system. The timers are defined such that the operating system may be able to assign specific timers to be used directly by specific applications. Each timer can be configured to cause a separate interrupt.

The PCH provides eight timers. The timers are implemented as a single counter, and each timer has its own comparator and value register. The counter increases monotonically. Each individual timer can generate an interrupt when the value in its value register matches the value in the main counter.

The registers associated with these timers are mapped to a memory space (much like the I/O APIC). However, it is not implemented as a standard PCI function. The BIOS reports to the operating system the location of the register space. The hardware can support an assignable decode space; however, the BIOS sets this space prior to handing it over to the operating system. It is not expected that the operating system will move the location of these timers once it is set by the BIOS.

### 5.18.1 Timer Accuracy

The timers are accurate over any 1 ms period to within 0.05% of the time specified in the timer resolution fields.

Within any 100 microsecond period, the timer reports a time that is up to two ticks too early or too late. Each tick is less than or equal to 100 ns, so this represents an error of less than 0.2%.

The timer is monotonic. It does not return the same value on two consecutive reads (unless the counter has rolled over and reached the same value).

The main counter is clocked by the 14.31818 MHz clock. The accuracy of the main counter is as accurate as the 14.31818 MHz clock.



## 5.18.2 Interrupt Mapping

### Mapping Option #1 (Legacy Replacement Option)

In this case, the Legacy Replacement Rout bit (LEG\_RT\_CNF) is set. This forces the mapping found in Table 5-39.

**Table 5-39. Legacy Replacement Routing**

Timer	8259 Mapping	APIC Mapping	Comment
0	IRQ0	IRQ2	In this case, the 8254 timer will not cause any interrupts
1	IRQ8	IRQ8	In this case, the RTC will not cause any interrupts.
2 & 3	Per IRQ Routing Field.	Per IRQ Routing Field	
4, 5, 6, 7	not available	not available	

**Note:** The Legacy Option does not preclude delivery of IRQ0/IRQ8 using processor interrupts messages.

### Mapping Option #2 (Standard Option)

In this case, the Legacy Replacement Rout bit (LEG\_RT\_CNF) is 0. Each timer has its own routing control. The interrupts can be routed to various interrupts in the 8259 or I/O APIC. A capabilities field indicates which interrupts are valid options for routing. If a timer is set for edge-triggered mode, the timers should not be shared with any legacy interrupts.

For the PCH, the only supported interrupt values are as follows:

Timer 0 and 1: IRQ20, 21, 22 & 23 (I/O APIC only).

Timer 2: IRQ11 (8259 or I/O APIC) and IRQ20, 21, 22 & 23 (I/O APIC only).

Timer 3: IRQ12 (8259 or I/O APIC) and IRQ 20, 21, 22 & 23 (I/O APIC only).

Interrupts from Timer 4, 5, 6, 7 can only be delivered using processor message interrupts.

### Mapping Option #3 (Processor Message Option)

In this case, the interrupts are mapped directly to processor messages without going to the 8259 or I/O (x) APIC. To use this mode, the interrupt must be configured to edge-triggered mode. The Tn\_PROCMSG\_EN\_CNF bit must be set to enable this mode.

When the interrupt is delivered to the processor, the message is delivered to the address indicated in the Tn\_PROCMSG\_INT\_ADDR field. The data value for the write cycle is specified in the Tn\_PROCMSG\_INT\_VAL field.

#### Notes:

1. The processor message interrupt delivery option has HIGHER priority and is mutually exclusive to the standard interrupt delivery option. Thus, if the Tn\_PROCMSG\_EN\_CNF bit is set, the interrupts will be delivered directly to the processor, rather than via the APIC or 8259.

The processor message interrupt delivery can be used even when the legacy mapping is used.



### 5.18.3 Periodic versus Non-Periodic Modes

#### Non-Periodic Mode

Timer 0 is configurable to 32 (default) or 64-bit mode, whereas Timers 1:7 only support 32-bit mode (See [Section 21.1.5](#)).

All of the timers support non-periodic mode.

Refer to Section 2.3.9.2.1 of the IA-PC HPET Specification for a description of this mode.

#### Periodic Mode

Timer 0 is the only timer that supports periodic mode. Refer to Section 2.3.9.2.2 of the *IA-PC HPET Specification* for a description of this mode.

The following usage model is expected:

1. Software clears the ENABLE\_CNF bit to prevent any interrupts.
2. Software Clears the main counter by writing a value of 00h to it.
3. Software sets the TIMER0\_VAL\_SET\_CNF bit.
4. Software writes the new value in the TIMER0\_COMPARATOR\_VAL register.
5. Software sets the ENABLE\_CNF bit to enable interrupts.

The Timer 0 Comparator Value register cannot be programmed reliably by a single 64-bit write in a 32-bit environment except if only the periodic rate is being changed during run-time. If the actual Timer 0 Comparator Value needs to be reinitialized, then the following software solution will always work regardless of the environment:

1. Set TIMER0\_VAL\_SET\_CNF bit.
2. Set the lower 32 bits of the Timer0 Comparator Value register.
3. Set TIMER0\_VAL\_SET\_CNF bit.
4. Set the upper 32 bits of the Timer0 Comparator Value register.

### 5.18.4 Enabling the Timers

The BIOS or operating system PnP code should route the interrupts. This includes the Legacy Rout bit, Interrupt Rout bit (for each timer), interrupt type (to select the edge or level type for each timer)

The Device Driver code should do the following for an available timer:

1. Set the Overall Enable bit (Offset 10h, bit 0).
2. Set the timer type field (selects one-shot or periodic).
3. Set the interrupt enable.
4. Set the comparator value.

### 5.18.5 Interrupt Levels

Interrupts directed to the internal 8259s are active high. See [Section 5.10](#) for information regarding the polarity programming of the I/O APIC for detecting internal interrupts.





If the interrupts are mapped to the 8259 or I/O APIC and set for level-triggered mode, they can be shared with legacy interrupts. They may be shared although it is unlikely for the operating system to attempt to do this.

If more than one timer is configured to share the same IRQ (using the `TIMERn_INT_ROUT_CNF` fields), then the software must configure the timers to level-triggered mode. Edge-triggered interrupts cannot be shared.

### 5.18.6 Handling Interrupts

If each timer has a unique interrupt and the timer has been configured for edge-triggered mode, then there are no specific steps required. No read is required to process the interrupt.

If a timer has been configured to level-triggered mode, then its interrupt must be cleared by the software. This is done by reading the interrupt status register and writing a 1 back to the bit position for the interrupt to be cleared.

Independent of the mode, software can read the value in the main counter to see how much time has passed between when the interrupt was generated and when it was first serviced.

If Timer 0 is set up to generate a periodic interrupt, the software can check to see how much time remains until the next interrupt by checking the timer value register.

### 5.18.7 Issues Related to 64-Bit Timers with 32-Bit Processors

A 32-bit timer can be read directly using processors that are capable of 32-bit or 64-bit instructions. However, a 32-bit processor may not be able to directly read 64-bit timer. A race condition comes up if a 32-bit processor reads the 64-bit register using two separate 32-bit reads. The danger is that just after reading one half, the other half rolls over and changes the first half.

If a 32-bit processor needs to access a 64-bit timer, it must first halt the timer before reading both the upper and lower 32-bits of the timer. If a 32-bit processor does not want to halt the timer, it can use the 64-bit timer as a 32-bit timer by setting the `TIMERn_32MODE_CNF` bit. This causes the timer to behave as a 32-bit timer. The upper 32-bits are always 0.

Alternatively, software may do a multiple read of the counter while it is running. Software can read the high 32 bits, then the low 32 bits, the high 32 bits again. If the high 32 bits have not changed between the two reads, then a rollover has not happened and the low 32 bits are valid. If the high 32 bits have changed between reads, then the multiple reads are repeated until a valid read is performed.

Note: On a 64-bit platform, if software attempts a 64 bit read of the 64-bit counter, software must be aware that some platforms may split the 64 bit read into two 32 bit reads. The read maybe inaccurate if the low 32 bits roll over between the high and low reads.



## 5.19 USB EHCI Host Controllers (D29:F0 and D26:F0)

The PCH contains two Enhanced Host Controller Interface (EHCI) host controllers which support up to fourteen USB 2.0 high-speed root ports. USB 2.0 allows data transfers up to 480 Mb/s. USB 2.0 based Debug Port is also implemented in the PCH.

### 5.19.1 EHC Initialization

The following descriptions step through the expected PCH Enhanced Host Controller (EHC) initialization sequence in chronological order, beginning with a complete power cycle in which the suspend well and core well have been off.

#### 5.19.1.1 BIOS Initialization

BIOS performs a number of platform customization steps after the core well has powered up. Contact your Intel Field Representative for additional PCH BIOS information.

#### 5.19.1.2 Driver Initialization

See Chapter 4 of the *Enhanced Host Controller Interface Specification for Universal Serial Bus*, Revision 1.0.

#### 5.19.1.3 EHC Resets

In addition to the standard PCH hardware resets, portions of the EHC are reset by the HCRESET bit and the transition from the D3<sub>HOT</sub> device power management state to the D0 state. The effects of each of these resets are:

Reset	Does Reset	Does Not Reset	Comments
HCRESET bit set.	Memory space registers except Structural Parameters (which is written by BIOS).	Configuration registers.	The HCRESET must only affect registers that the EHCI driver controls. PCI Configuration space and BIOS-programmed parameters cannot be reset.
Software writes the Device Power State from D3 <sub>HOT</sub> (11b) to D0 (00b).	Core well registers (except BIOS-programmed registers).	Suspend well registers; BIOS-programmed core well registers.	The D3-to-D0 transition must not cause wake information (suspend well) to be lost. It also must not clear BIOS-programmed registers because BIOS may not be invoked following the D3-to-D0 transition.

If the detailed register descriptions give exceptions to these rules, those exceptions override these rules. This summary is provided to help explain the reasons for the reset policies.

### 5.19.2 Data Structures in Main Memory

See Section 3 and Appendix B of the *Enhanced Host Controller Interface Specification for Universal Serial Bus*, Revision 1.0 for details.



### 5.19.3 USB 2.0 Enhanced Host Controller DMA

The PCH USB 2.0 EHC implements three sources of USB packets. They are, in order of priority on USB during each microframe:

1. The USB 2.0 Debug Port,
2. The Periodic DMA engine, and
3. The Asynchronous DMA engine.

The PCH always performs any currently-pending debug port transaction at the beginning of a microframe, followed by any pending periodic traffic for the current microframe. If there is time left in the microframe, then the EHC performs any pending asynchronous traffic until the end of the microframe (EOF1). Note that the debug port traffic is only presented on Port 1 and Port 9, while the other ports are idle during this time.

### 5.19.4 Data Encoding and Bit Stuffing

See Chapter 8 of the *Universal Serial Bus Specification, Revision 2.0*.

### 5.19.5 Packet Formats

See Chapter 8 of the *Universal Serial Bus Specification, Revision 2.0*.

The PCH EHCI allows entrance to USB test modes, as defined in the USB 2.0 specification, including Test J, Test Packet, etc. However note that the PCH Test Packet test mode interpacket gap timing may not meet the USB 2.0 specification.

### 5.19.6 USB 2.0 Interrupts and Error Conditions

Section 4 of the *Enhanced Host Controller Interface Specification for Universal Serial Bus, Revision 1.0* goes into detail on the EHC interrupts and the error conditions that cause them. All error conditions that the EHC detects can be reported through the EHCI Interrupt status bits. Only PCH-specific interrupt and error-reporting behavior is documented in this section. The EHCI Interrupts Section must be read first, followed by this section of the datasheet to fully comprehend the EHC interrupt and error-reporting functionality.

- Based on the EHC Buffer sizes and buffer management policies, the Data Buffer Error can never occur on the PCH.
- Master Abort and Target Abort responses from hub interface on EHC-initiated read packets will be treated as Fatal Host Errors. The EHC halts when these conditions are encountered.
- The PCH may assert the interrupts which are based on the interrupt threshold as soon as the status for the last complete transaction in the interrupt interval has been posted in the internal write buffers. The requirement in the *Enhanced Host Controller Interface Specification for Universal Serial Bus, Revision 1.0* (that the status is written to memory) is met internally, even though the write may not be seen on DMI before the interrupt is asserted.
- Since the PCH supports the 1024-element Frame List size, the Frame List Rollover interrupt occurs every 1024 milliseconds.
- The PCH delivers interrupts using PIRQH#.
- The PCH does not modify the CERR count on an Interrupt IN when the "Do Complete-Split" execution criteria are not met.
- For complete-split transactions in the Periodic list, the "Missed Microframe" bit does not get set on a control-structure-fetch that fails the late-start test. If subsequent accesses to that control structure do not fail the late-start test, then the "Missed Microframe" bit will get set and written back.

### 5.19.6.1 Aborts on USB 2.0-Initiated Memory Reads

If a read initiated by the EHC is aborted, the EHC treats it as a fatal host error. The following actions are taken when this occurs:

- The Host System Error status bit is set.
- The DMA engines are halted after completing up to one more transaction on the USB interface.
- If enabled (by the Host System Error Enable), then an interrupt is generated.
- If the status is Master Abort, then the Received Master Abort bit in configuration space is set.
- If the status is Target Abort, then the Received Target Abort bit in configuration space is set.
- If enabled (by the SERR Enable bit in the function's configuration space), then the Signaled System Error bit in configuration bit is set.

## 5.19.7 USB 2.0 Power Management

### 5.19.7.1 Pause Feature

This feature allows platforms to dynamically enter low-power states during brief periods when the system is idle (that is, between keystrokes). This is useful for enabling power management features in the PCH. The policies for entering these states typically are based on the recent history of system bus activity to incrementally enter deeper power management states. Normally, when the EHC is enabled, it regularly accesses main memory while traversing the DMA schedules looking for work to do; this activity is viewed by the power management software as a non-idle system, thus preventing the power managed states to be entered. Suspending all of the enabled ports can prevent the memory accesses from occurring, but there is an inherent latency overhead with entering and exiting the suspended state on the USB ports that makes this unacceptable for the purpose of dynamic power management. As a result, the EHCI software drivers are allowed to pause the EHC DMA engines when it knows that the traffic patterns of the attached devices can afford the delay. The pause only prevents the EHC from generating memory accesses; the SOF packets continue to be generated on the USB ports (unlike the suspended state).

### 5.19.7.2 Suspend Feature

The *Enhanced Host Controller Interface (EHCI) For Universal Serial Bus Specification*, Section 4.3 describes the details of Port Suspend and Resume.

### 5.19.7.3 ACPI Device States

The USB 2.0 function only supports the D0 and D3 PCI Power Management states. Notes regarding the PCH implementation of the Device States:

1. The EHC hardware does not inherently consume any more power when it is in the D0 state than it does in the D3 state. However, software is required to suspend or disable all ports prior to entering the D3 state such that the maximum power consumption is reduced.
2. In the D0 state, all implemented EHC features are enabled.
3. In the D3 state, accesses to the EHC memory-mapped I/O range will master abort. Note that, since the Debug Port uses the same memory range, the Debug Port is only operational when the EHC is in the D0 state.
4. In the D3 state, the EHC interrupt must never assert for any reason. The internal PME# signal is used to signal wake events, etc.
5. When the Device Power State field is written to D0 from D3, an internal reset is generated. See [Section 5.19.1.3 "EHC Resets"](#) for general rules on the effects of this reset.



- Attempts to write any other value into the Device Power State field other than 00b (D0 state) and 11b (D3 state) will complete normally without changing the current value in this field.

#### 5.19.7.4 ACPI System States

The EHC behavior as it relates to other power management states in the system is summarized in the following list:

- The System is always in the S0 state when the EHC is in the D0 state. However, when the EHC is in the D3 state, the system may be in any power management state (including S0).
- When in D0, the Pause feature (See [Section 5.19.7.1](#)) enables dynamic processor low-power states to be entered.
- The PLL in the EHC is disabled when entering the S3/S4/S5 states (core power turns off).
- All core well logic is reset in the S3/S4/S5 states.

#### 5.19.8 USB 2.0 Legacy Keyboard Operation

The PCH must support the possibility of a keyboard downstream from either a full-speed/low-speed or a high-speed port. The description of the legacy keyboard support is unchanged from USB 1.1.

The EHC provides the basic ability to generate SMIs on an interrupt event, along with more sophisticated control of the generation of SMIs.

#### 5.19.9 USB 2.0 Based Debug Port

The PCH supports the elimination of the legacy COM ports by providing the ability for debugger software to interact with devices on a USB 2.0 port.

High-level restrictions and features are:

- Operational before USB 2.0 drivers are loaded.
- Functions even when the port is disabled.
- Allows normal system USB 2.0 traffic in a system that may only have one USB port.
- Debug Port device (DPD) must be high-speed capable and connect directly to Port 1 and Port 9 on PCH-based systems (such as, the DPD cannot be connected to Port 1/Port 9 through a hub. When a DPD is detected the PCH EHCI will bypass the integrated Rate Matching Hub and connect directly to the port and the DPD.).
- Debug Port FIFO always makes forward progress (a bad status on USB is simply presented back to software).
- The Debug Port FIFO is only given one USB access per microframe.

The Debug port facilitates operating system and device driver debug. It allows the software to communicate with an external console using a USB 2.0 connection. Because the interface to this link does not go through the normal USB 2.0 stack, it allows communication with the external console during cases where the operating system is not loaded, the USB 2.0 software is broken, or where the USB 2.0 software is being debugged. Specific features of this implementation of a debug port are:

- Only works with an external USB 2.0 debug device (console)
- Implemented for a specific port on the host controller
- Operational anytime the port is not suspended AND the host controller is in D0 power state.
- Capability is interrupted when port is driving USB RESET



### 5.19.9.1 Theory of Operation

There are two operational modes for the USB debug port:

1. Mode 1 is when the USB port is in a disabled state from the viewpoint of a standard host controller driver. In Mode 1, the Debug Port controller is required to generate a “keepalive” packets less than 2 ms apart to keep the attached debug device from suspending. The keepalive packet should be a standalone 32-bit SYNC field.
2. Mode 2 is when the host controller is running (that is, host controller’s *Run/Stop#* bit is 1). In Mode 2, the normal transmission of SOF packets will keep the debug device from suspending.

#### Behavioral Rules

1. In both modes 1 and 2, the Debug Port controller must check for software requested debug transactions at least every 125 microseconds.
2. If the debug port is enabled by the debug driver, and the standard host controller driver resets the USB port, USB debug transactions are held off for the duration of the reset and until after the first SOF is sent.
3. If the standard host controller driver suspends the USB port, then USB debug transactions are held off for the duration of the suspend/resume sequence and until after the first SOF is sent.
4. The ENABLED\_CNT bit in the debug register space is independent of the similar port control bit in the associated Port Status and Control register.

Table 5-40 shows the debug port behavior related to the state of bits in the debug registers as well as bits in the associated Port Status and Control register.

**Table 5-40. Debug Port Behavior**

OWNER_CNT	ENABLED_CT	Port Enable	Run / Stop	Suspend	Debug Port Behavior
0	X	X	X	X	Debug port is not being used. Normal operation.
1	0	X	X	X	Debug port is not being used. Normal operation.
1	1	0	0	X	Debug port in Mode 1. SYNC keepalives sent plus debug traffic
1	1	0	1	X	Debug port in Mode 2. SOF (and only SOF) is sent as keepalive. Debug traffic is also sent. Note that no other normal traffic is sent out this port, because the port is not enabled.
1	1	1	0	0	Invalid. Host controller driver should never put controller into this state (enabled, not running and not suspended).
1	1	1	0	1	Port is suspended. No debug traffic sent.
1	1	1	1	0	Debug port in Mode 2. Debug traffic is interspersed with normal traffic.
1	1	1	1	1	Port is suspended. No debug traffic sent.



### 5.19.9.1.1 OUT Transactions

An Out transaction sends data to the debug device. It can occur only when the following are true:

- The debug port is enabled
- The debug software sets the GO\_CNT bit
- The WRITE\_READ#\_CNT bit is set

The sequence of the transaction is:

1. Software sets the appropriate values in the following bits:
  - USB\_ADDRESS\_CNF
  - USB\_ENDPOINT\_CNF
  - DATA\_BUFFER[63:0]
  - TOKEN\_PID\_CNT[7:0]
  - SEND\_PID\_CNT[15:8]
  - DATA\_LEN\_CNT
  - WRITE\_READ#\_CNT: (note: this will always be 1 for OUT transactions)
  - GO\_CNT: (note: this will always be 1 to initiate the transaction)
2. The debug port controller sends a token packet consisting of:
  - SYNC
  - TOKEN\_PID\_CNT field
  - USB\_ADDRESS\_CNT field
  - USB\_ENDPOINT\_CNT field
  - 5-bit CRC field
3. After sending the token packet, the debug port controller sends a data packet consisting of:
  - SYNC
  - SEND\_PID\_CNT field
  - The number of data bytes indicated in DATA\_LEN\_CNT from the DATA\_BUFFER
  - 16-bit CRC

**NOTE:** A DATA\_LEN\_CNT value of 0 is valid in which case no data bytes would be included in the packet.
4. After sending the data packet, the controller waits for a handshake response from the debug device.
  - If a handshake is received, the debug port controller:
    - a. Places the received PID in the RECEIVED\_PID\_STS field
    - b. Resets the ERROR\_GOOD#\_STS bit
    - c. Sets the DONE\_STS bit
  - If no handshake PID is received, the debug port controller:
    - a. Sets the EXCEPTION\_STS field to 001b
    - b. Sets the ERROR\_GOOD#\_STS bit
    - c. Sets the DONE\_STS bit



### 5.19.9.1.2 IN Transactions

An IN transaction receives data from the debug device. It can occur only when the following are true:

- The debug port is enabled
- The debug software sets the GO\_CNT bit
- The WRITE\_READ#\_CNT bit is reset

The sequence of the transaction is:

1. Software sets the appropriate values in the following bits:
  - USB\_ADDRESS\_CNF
  - USB\_ENDPOINT\_CNF
  - TOKEN\_PID\_CNT[7:0]
  - DATA\_LEN\_CNT
  - WRITE\_READ#\_CNT: (note: this will always be 0 for IN transactions)
  - GO\_CNT: (note: this will always be 1 to initiate the transaction)
2. The debug port controller sends a token packet consisting of:
  - SYNC
  - TOKEN\_PID\_CNT field
  - USB\_ADDRESS\_CNT field
  - USB\_ENDPOINT\_CNT field
  - 5-bit CRC field.
3. After sending the token packet, the debug port controller waits for a response from the debug device.  
If a response is received:
  - The received PID is placed into the RECEIVED\_PID\_STS field
  - Any subsequent bytes are placed into the DATA\_BUFFER
  - The DATA\_LEN\_CNT field is updated to show the number of bytes that were received after the PID.
4. If a valid packet was received from the device that was one byte in length (indicating it was a handshake packet), then the debug port controller:
  - Resets the ERROR\_GOOD#\_STS bit
  - Sets the DONE\_STS bit
5. If a valid packet was received from the device that was more than one byte in length (indicating it was a data packet), then the debug port controller:
  - Transmits an ACK handshake packet
  - Resets the ERROR\_GOOD#\_STS bit
  - Sets the DONE\_STS bit
6. If no valid packet is received, then the debug port controller:
  - Sets the EXCEPTION\_STS field to 001b
  - Sets the ERROR\_GOOD#\_STS bit
  - Sets the DONE\_STS bit.





### 5.19.9.1.3 Debug Software

#### Enabling the Debug Port

There are two mutually exclusive conditions that debug software must address as part of its startup processing:

- The EHCI has been initialized by system software
- The EHCI has not been initialized by system software

Debug software can determine the current 'initialized' state of the EHCI by examining the Configure Flag in the EHCI USB 2.0 Command Register. If this flag is set, then system software has initialized the EHCI. Otherwise, the EHCI should not be considered initialized. Debug software will initialize the debug port registers depending on the state of the EHCI. However, before this can be accomplished, debug software must determine which root USB port is designated as the debug port.

#### Determining the Debug Port

Debug software can easily determine which USB root port has been designated as the debug port by examining bits 20:23 of the EHCI Host Controller Structural Parameters register. This 4-bit field represents the numeric value assigned to the debug port (that is, 0001=port 1).

#### Debug Software Startup with Non-Initialized EHCI

Debug software can attempt to use the debug port if after setting the OWNER\_CNT bit, the Current Connect Status bit in the appropriate (See *Determining the Debug Port Presence*) PORTSC register is set. If the Current Connect Status bit is not set, then debug software may choose to terminate or it may choose to wait until a device is connected.

If a device is connected to the port, then debug software must reset/enable the port. Debug software does this by setting and then clearing the Port Reset bit the PORTSC register. To ensure a successful reset, debug software should wait at least 50 ms before clearing the Port Reset bit. Due to possible delays, this bit may not change to 0 immediately; reset is complete when this bit reads as 0. Software must not continue until this bit reads 0.

If a high-speed device is attached, the EHCI will automatically set the Port Enabled/Disabled bit in the PORTSC register and the debug software can proceed. Debug software should set the ENABLED\_CNT bit in the Debug Port Control/Status register, and then reset (clear) the Port Enabled/Disabled bit in the PORTSC register (so that the system host controller driver does not see an enabled port when it is first loaded).

#### Debug Software Startup with Initialized EHCI

Debug software can attempt to use the debug port if the Current Connect Status bit in the appropriate (See *Determining the Debug Port*) PORTSC register is set. If the Current Connect Status bit is not set, then debug software may choose to terminate or it may choose to wait until a device is connected.

If a device is connected, then debug software must set the OWNER\_CNT bit and then the ENABLED\_CNT bit in the Debug Port Control/Status register.



## Determining Debug Peripheral Presence

After enabling the debug port functionality, debug software can determine if a debug peripheral is attached by attempting to send data to the debug peripheral. If all attempts result in an error (Exception bits in the Debug Port Control/Status register indicates a Transaction Error), then the attached device is not a debug peripheral. If the debug port peripheral is not present, then debug software may choose to terminate or it may choose to wait until a debug peripheral is connected.

### 5.19.10 EHCI Caching

EHCI Caching is a power management feature in the USB (EHCI) host controllers which enables the controller to execute the schedules entirely in cache and eliminates the need for the DMA engine to access memory when the schedule is idle. EHCI caching allows the processor to maintain longer C-state residency times and provides substantial system power savings.

### 5.19.11 Intel® USB Pre-Fetch Based Pause

The Intel USB Pre-Fetch Based Pause is a power management feature in USB (EHCI) host controllers to ensure maximum C3/C4 processor power state time with C2 pop-up. This feature applies to the period schedule, and works by allowing the DMA engine to identify periods of idleness and preventing the DMA engine from accessing memory when the periodic schedule is idle. Typically in the presence of periodic devices with multiple millisecond poll periods, the periodic schedule will be idle for several frames between polls.

The Intel USB Pre-Fetch Based Pause feature is disabled by setting bit 4 of EHCI Configuration Register [Section 16.2.1](#).

### 5.19.12 Function Level Reset Support (FLR)

The USB EHCI Controllers support the Function Level Reset (FLR) capability. The FLR capability can be used in conjunction with Intel® Virtualization Technology. FLR allows an Operating System in a Virtual Machine to have complete control over a device, including its initialization, without interfering with the rest of the platform. The device provides a software interface that enables the Operating System to reset the whole device as if a platform reset was asserted.

#### 5.19.12.1 FLR Steps

##### 5.19.12.1.1 FLR Initialization

1. A FLR is initiated by software writing a '1' to the Initiate FLR bit.
2. All subsequent requests targeting the Function will not be claimed and will be Master Abort Immediate on the bus. This includes any configuration, I/O or Memory cycles, however, the Function shall continue to accept completions targeting the Function.

##### 5.19.12.1.2 FLR Operation

The Function will Reset all configuration, I/O and memory registers of the Function except those indicated otherwise and reset all internal states of the Function to the default or initial condition.



### 5.19.12.1.3 FLR Completion

The Initiate FLR bit is reset (cleared) when the FLR reset is completed. This bit can be used to indicate to the software that the FLR reset is completed.

**Note:** From the time Initiate FLR bit is written to 1, software must wait at least 100 ms before accessing the function.

## 5.19.13 USB Overcurrent Protection

The PCH has implemented programmable USB Overcurrent signals. The PCH provides a total of 8 overcurrent pins to be shared across the 14 ports.

Four overcurrent signals have been allocated to the ports in each USB Device:

- OC[3:0]# for Device 29 (Ports 0-7)
- OC[7:4]# for Device 26 (Ports 8-13)

Each pin is mapped to one or more ports by setting bits in the USBOCM1 and USBOCM2 registers. It is system BIOS' responsibility to ensure that each port is mapped to only one over current pin. Operation with more than one overcurrent pin mapped to a port is undefined. It is expected that multiple ports are mapped to a single overcurrent pin, however they should be connected at the port and not at the PCH pin. Shorting these pins together may lead to reduced test capabilities. By default, two ports are routed to each of the OC[6:0]# pins. OC7# is not used by default.

**Notes:**

1. All USB ports routed out of the package must have Overcurrent protection. It is system BIOS responsibility to ensure all used ports have OC protection
2. USB Ports that are unused on the system (not routed out from the package) should not have OC pins assigned to them


## 5.20 Integrated USB 2.0 Rate Matching Hub

### 5.20.1 Overview

The PCH has integrated two USB 2.0 Rate Matching Hubs (RMH). One hub is connected to each of the EHCI controllers as shown in [Figure 5-14](#). The Hubs convert low and full-speed traffic into high-speed traffic. When the RMHs are enabled, they will appear to software like an external hub is connected to Port 0 of each EHCI controller. In addition, port 1 of each of the RMHs is multiplexed with Port 1 of the EHCI controllers and is able to bypass the RMH for use as the Debug Port.

The hub operates like any USB 2.0 Discrete Hub and will consume one tier of hubs allowed by the USB 2.0 Specification, section 4.1.1. A maximum of four additional non-root hubs can be supported on any of the PCH USB Ports. The RMH will report the following Vendor ID = 8087h and Product ID = 0024h.

Figure 5-14. EHCI with USB 2.0 with Rate Matching Hub



### 5.20.2 Architecture

A hub consists of three components: the Hub Repeater, the Hub Controller, and the Transaction Translator.

1. The Hub Repeater is responsible for connectivity setup and tear-down. It also supports exception handling, such as bus fault detection and recovery and connect/disconnect detect.
2. The Hub Controller provides the mechanism for host-to-hub communication. Hub-specific status and control commands permit the host to configure a hub and to monitor and control its individual downstream facing ports.
3. The Transaction Translator (TT) responds to high-speed split transactions and translates them to full-/low-speed transactions with full-/low-speed devices attached on downstream facing ports. There is 1 TT per RMH in the PCH.

See chapter 11 of the USB 2.0 Specification for more details on the architecture of the hubs.

## 5.21 xHCI Controller (D20:F0)

The PCH contains an eXtensible Host Controller Interface (xHCI) host controller which supports up to 14 USB 2.0 ports of which up to 6 can be used as USB 3.0 ports with board routing, ACPI table and BIOS considerations. This controller allows data transfers of up to 5 Gb/s. The controller supports SuperSpeed (SS), high-speed (HS), full-speed (FS) and low speed (LS) traffic on the bus.

The following table shows XHCI USB2.0 port to PCH USB2.0 port mapping.

Table 5-41. PCH USB2.0 port to XHCI USB2.0 port mapping

PCH USB2.0 Port	0	1	2	3	4	5	6	7	8	9	10	11	12	13
XHCI USB2.0 Port	0	1	2	3	8	9	12	13	4	5	6	7	10	11

The xHCI controller has a USB Debug device. If USB debug port functionality is desired then the system SW can either use the xHCI-base debug device or EHCI-based debug port discussed in [Section 5.19.9](#).

**Note:**

Some USB 3.0 motherboard down devices do not require support for a USB 2.0 speed and it is possible to route only the Superspeed signals, as allowed by the USB 3.0 specification. In this special case, USB 2.0 and USB 3.0 signals will not need to be paired together, thereby allowing support for more than 14 USB connections.



## 5.22 SMBus Controller (D31:F3)

The PCH provides an System Management Bus (SMBus) 2.0 host controller as well as an SMBus Slave Interface. The host controller provides a mechanism for the processor to initiate communications with SMBus peripherals (slaves). The PCH is also capable of operating in a mode in which it can communicate with I<sup>2</sup>C compatible devices. The host SMBus controller supports up to 400KHz clock speed.

The PCH can perform SMBus messages with either packet error checking (PEC) enabled or disabled. The actual PEC calculation and checking is performed in hardware by the PCH.

The Slave Interface allows an external master to read from or write to the PCH. Write cycles can be used to cause certain events or pass messages, and the read cycles can be used to determine the state of various status bits. The PCH's internal host controller cannot access the PCH's internal Slave Interface.

The PCH SMBus logic exists in D31:F3 configuration space, and consists of a transmit data path, and host controller. The transmit data path provides the data flow logic needed to implement the seven different SMBus command protocols and is controlled by the host controller. The PCH's SMBus controller logic is clocked by RTC clock.

The SMBus Address Resolution Protocol (ARP) is supported by using the existing host controller commands through software, except for the Host Notify command (which is actually a received message).

The programming model of the host controller is combined into two portions: a PCI configuration portion, and a system I/O mapped portion. All static configuration, such as the I/O base address, is done using the PCI configuration space. Real-time programming of the Host interface is done in system I/O space.

The PCH SMBus host controller checks for parity errors as a target. If an error is detected, the detected parity error bit in the PCI Status Register (D31:F3:Offset 06h:Bit 15) is set. If Bit 6 and Bit 8 of the PCI Command Register (D31:F3:Offset 04h) are set, an SERR# is generated and the signaled SERR# bit in the PCI Status Register (bit 14) is set.

### 5.22.1 Host Controller

The SMBus host controller is used to send commands to other SMBus slave devices. Software sets up the host controller with an address, command, and, for writes, data and optional PEC; and then tells the controller to start. When the controller has finished transmitting data on writes, or receiving data on reads, it generates an SMI# or interrupt, if enabled.

The host controller supports 8 command protocols of the SMBus interface (see *System Management Bus (SMBus) Specification, Version 2.0*): Quick Command, Send Byte, Receive Byte, Write Byte/Word, Read Byte/Word, Process Call, Block Read/Write, <sup>Block</sup> Write-Block Read Process Call, and Host Notify.

The SMBus host controller requires that the various data and command fields be setup for the type of command to be sent. When software sets the START bit, the SMBus Host controller performs the requested transaction, and interrupts the processor (or generates an SMI#) when the transaction is completed. Once a START command has been issued, the values of the "active registers" (Host Control, Host Command, Transmit Slave Address, Data 0, Data 1) should not be changed or read until the interrupt status message (INTR) has been set (indicating the completion of the command). Any register values needed for computation purposes should be saved prior to issuing of a new command, as the SMBus host controller updates all registers while completing the new command.



The PCH supports the *System Management Bus (SMBus) Specification, Version 2.0*. Slave functionality, including the Host Notify protocol, is available on the SMBus pins. The SMLink and SMBus signals can be tied together externally depending on TCO mode used. Refer to [Section 5.15.2](#) for more details.

Using the SMB host controller to send commands to the PCH SMB slave port is not supported.

### 5.22.1.1 Command Protocols

In all of the following commands, the Host Status Register (offset 00h) is used to determine the progress of the command. While the command is in operation, the HOST\_BUSY bit is set. If the command completes successfully, the INTR bit will be set in the Host Status Register. If the device does not respond with an acknowledge, and the transaction times out, the DEV\_ERR bit is set. If software sets the KILL bit in the Host Control Register while the command is running, the transaction will stop and the FAILED bit will be set.

#### Quick Command

When programmed for a Quick Command, the Transmit Slave Address Register is sent. The PEC byte is never appended to the Quick Protocol. Software should force the PEC\_EN bit to 0 when performing the Quick Command. Software must force the I2C\_EN bit to 0 when running this command. See section 5.5.1 of the *System Management Bus (SMBus) Specification, Version 2.0* for the format of the protocol.

#### Send Byte / Receive Byte

For the Send Byte command, the Transmit Slave Address and Device Command Registers are sent. For the Receive Byte command, the Transmit Slave Address Register is sent. The data received is stored in the DATA0 register. Software must force the I2C\_EN bit to 0 when running this command.

The Receive Byte is similar to a Send Byte, the only difference is the direction of data transfer. See sections 5.5.2 and 5.5.3 of the *System Management Bus (SMBus) Specification, Version 2.0* for the format of the protocol.

#### Write Byte/Word

The first byte of a Write Byte/Word access is the command code. The next 1 or 2 bytes are the data to be written. When programmed for a Write Byte/Word command, the Transmit Slave Address, Device Command, and Data0 Registers are sent. In addition, the Data1 Register is sent on a Write Word command. Software must force the I2C\_EN bit to 0 when running this command. See section 5.5.4 of the *System Management Bus (SMBus) Specification, Version 2.0* for the format of the protocol.

#### Read Byte/Word

Reading data is slightly more complicated than writing data. First the PCH must write a command to the slave device. Then it must follow that command with a repeated start condition to denote a read from that device's address. The slave then returns 1 or 2 bytes of data. Software must force the I2C\_EN bit to 0 when running this command.

When programmed for the read byte/word command, the Transmit Slave Address and Device Command Registers are sent. Data is received into the DATA0 on the read byte, and the DATA0 and DATA1 registers on the read word. See section 5.5.5 of the *System Management Bus (SMBus) Specification, Version 2.0* for the format of the protocol.



## Process Call

The process call is so named because a command sends data and waits for the slave to return a value dependent on that data. The protocol is simply a Write Word followed by a Read Word, but without a second command or stop condition.

When programmed for the Process Call command, the PCH transmits the Transmit Slave Address, Host Command, DATA0 and DATA1 registers. Data received from the device is stored in the DATA0 and DATA1 registers. The Process Call command with I2C\_EN set and the PEC\_EN bit set produces undefined results. Software must force either I2C\_EN or PEC\_EN to 0 when running this command. See section 5.5.6 of the *System Management Bus (SMBus) Specification, Version 2.0* for the format of the protocol.

**Note:** For process call command, the value written into bit 0 of the Transmit Slave Address Register (SMB I/O register, Offset 04h) needs to be 0.

**Note:** If the I2C\_EN bit is set, the protocol sequence changes slightly: the Command Code (Bits 18:11 in the bit sequence) are not sent - as a result, the slave will not acknowledge (Bit 19 in the sequence).

## Block Read/Write

The PCH contains a 32-byte buffer for read and write data which can be enabled by setting bit 1 of the Auxiliary Control register at offset 0Dh in I/O space, as opposed to a single byte of buffering. This 32-byte buffer is filled with write data before transmission, and filled with read data on reception. In the PCH, the interrupt is generated only after a transmission or reception of 32 bytes, or when the entire byte count has been transmitted/received.

**Note:** When operating in I<sup>2</sup>C mode (I2C\_EN bit is set), the PCH will never use the 32-byte buffer for any block commands.

The byte count field is transmitted but ignored by the PCH as software will end the transfer after all bytes it cares about have been sent or received.

For a Block Write, software must either force the I2C\_EN bit or both the PEC\_EN and AAC bits to 0 when running this command.

The block write begins with a slave address and a write condition. After the command code the PCH issues a byte count describing how many more bytes will follow in the message. If a slave had 20 bytes to send, the first byte would be the number 20 (14h), followed by 20 bytes of data. The byte count may not be 0. A Block Read or Write is allowed to transfer a maximum of 32 data bytes.

When programmed for a block write command, the Transmit Slave Address, Device Command, and Data0 (count) registers are sent. Data is then sent from the Block Data Byte register; the total data sent being the value stored in the Data0 Register. On block read commands, the first byte received is stored in the Data0 register, and the remaining bytes are stored in the Block Data Byte register. See section 5.5.7 of the *System Management Bus (SMBus) Specification, Version 2.0* for the format of the protocol.

**Note:** For Block Write, if the I2C\_EN bit is set, the format of the command changes slightly. The PCH will still send the number of bytes (on writes) or receive the number of bytes (on reads) indicated in the DATA0 register. However, it will not send the contents of the DATA0 register as part of the message. Also, the Block Write protocol sequence changes slightly: the Byte Count (bits 27:20 in the bit sequence) are not sent - as a result, the slave will not acknowledge (bit 28 in the sequence).





### I<sup>2</sup>C Read

This command allows the PCH to perform block reads to certain I<sup>2</sup>C devices, such as serial E<sup>2</sup>PROMs. The SMBus Block Read supports the 7-bit addressing mode only.

However, this does not allow access to devices using the I<sup>2</sup>C “Combined Format” that has data bytes after the address. Typically these data bytes correspond to an offset (address) within the serial memory chips.

**Note:** This command is supported independent of the setting of the I2C\_EN bit. The I<sup>2</sup>C Read command with the PEC\_EN bit set produces undefined results. Software must force both the PEC\_EN and AAC bit to 0 when running this command.

For I<sup>2</sup>C Read command, the value written into bit 0 of the Transmit Slave Address Register (SMB I/O register, offset 04h) needs to be 0.

The format that is used for the command is shown in [Table 5-42](#).

**Table 5-42. I<sup>2</sup>C\* Block Read**

Bit	Description
1	Start
8:2	Slave Address – 7 bits
9	Write
10	Acknowledge from slave
18:11	Send DATA1 register
19	Acknowledge from slave
20	Repeated Start
27:21	Slave Address – 7 bits
28	Read
29	Acknowledge from slave
37:30	Data byte 1 from slave – 8 bits
38	Acknowledge
46:39	Data byte 2 from slave – 8 bits
47	Acknowledge
-	Data bytes from slave / Acknowledge
-	Data byte N from slave – 8 bits
-	NOT Acknowledge
-	Stop

The PCH will continue reading data from the peripheral until the NAK is received.

### Block Write–Block Read Process Call

The block write-block read process call is a two-part message. The call begins with a slave address and a write condition. After the command code the host issues a write byte count (M) that describes how many more bytes will be written in the first part of the message. If a master has 6 bytes to send, the byte count field will have the value 6 (0000 0110b), followed by the 6 bytes of data. The write byte count (M) cannot be 0.





The second part of the message is a block of read data beginning with a repeated start condition followed by the slave address and a Read bit. The next byte is the read byte count (N), which may differ from the write byte count (M). The read byte count (N) cannot be 0.

The combined data payload must not exceed 32 bytes. The byte length restrictions of this process call are summarized as follows:

- $M \geq 1$  byte
- $N \geq 1$  byte
- $M + N \leq 32$  bytes

The read byte count does not include the PEC byte. The PEC is computed on the total message beginning with the first slave address and using the normal PEC computational rules. It is highly recommended that a PEC byte be used with the Block Write-Block Read Process Call. Software must do a read to the command register (offset 2h) to reset the 32 byte buffer pointer prior to reading the block data register.

Note that there is no STOP condition before the repeated START condition, and that a NACK signifies the end of the read transfer.

**Note:** E32B bit in the Auxiliary Control register must be set when using this protocol.

See section 5.5.8 of the *System Management Bus (SMBus) Specification, Version 2.0* for the format of the protocol.

### 5.22.2 Bus Arbitration

Several masters may attempt to get on the bus at the same time by driving the SMBDATA line low to signal a start condition. The PCH continuously monitors the SMBDATA line. When the PCH is attempting to drive the bus to a 1 by letting go of the SMBDATA line, and it samples SMBDATA low, then some other master is driving the bus and the PCH will stop transferring data.

If the PCH sees that it has lost arbitration, the condition is called a collision. The PCH will set the BUS\_ERR bit in the Host Status Register, and if enabled, generate an interrupt or SMI#. The processor is responsible for restarting the transaction.

When the PCH is a SMBus master, it drives the clock. When the PCH is sending address or command as an SMBus master, or data bytes as a master on writes, it drives data relative to the clock it is also driving. It will not start toggling the clock until the start or stop condition meets proper setup and hold time. The PCH will also ensure minimum time between SMBus transactions as a master.

**Note:** The PCH supports the same arbitration protocol for both the SMBus and the System Management (SMLink) interfaces.



### 5.22.3 Bus Timing

#### 5.22.3.1 Clock Stretching

Some devices may not be able to handle their clock toggling at the rate that the PCH as an SMBus master would like. They have the capability of stretching the low time of the clock. When the PCH attempts to release the clock (allowing the clock to go high), the clock will remain low for an extended period of time.

The PCH monitors the SMBus clock line after it releases the bus to determine whether to enable the counter for the high time of the clock. While the bus is still low, the high time counter must not be enabled. Similarly, the low period of the clock can be stretched by an SMBus master if it is not ready to send or receive data.

#### 5.22.3.2 Bus Time Out (The PCH as SMBus Master)

If there is an error in the transaction, such that an SMBus device does not signal an acknowledge, or holds the clock lower than the allowed time-out time, the transaction will time out. The PCH will discard the cycle and set the DEV\_ERR bit. The time out minimum is 25 ms (800 RTC clocks). The time-out counter inside the PCH will start after the last bit of data is transferred by the PCH and it is waiting for a response.

The 25-ms time-out counter will not count under the following conditions:

1. BYTE\_DONE\_STATUS bit (SMBus I/O Offset 00h, Bit 7) is set
2. The SECOND\_TO\_STS bit (TCO I/O Offset 06h, Bit 1) is not set (this indicates that the system has not locked up).

### 5.22.4 Interrupts / SMI#

The PCH SMBus controller uses PIRQB# as its interrupt pin. However, the system can alternatively be set up to generate SMI# instead of an interrupt, by setting the SMBUS\_SMI\_EN bit (D31:F0:Offset 40h:Bit 1).

Table 5-44 and Table 5-45 specify how the various enable bits in the SMBus function control the generation of the interrupt, Host and Slave SMI, and Wake internal signals. The rows in the tables are additive, which means that if more than one row is true for a particular scenario then the Results for all of the activated rows will occur.

**Table 5-43. Enable for SMBALERT#**

Event	INTREN (Host Control I/O Register, Offset 02h, Bit 0)	SMB_SMI_EN (Host Configuration Register, D31:F3:Offset 40h, Bit 1)	SMBALERT_DIS (Slave Command I/O Register, Offset 11h, Bit 2)	Result
SMBALERT# asserted low (always reported in Host Status Register, Bit 5)	X	X	X	Wake generated
	X	1	0	Slave SMI# generated (SMBUS_SMI_STS)
	1	0	0	Interrupt generated

**Table 5-44. Enables for SMBus Slave Write and SMBus Host Events**

Event	INTREN (Host Control I/O Register, Offset 02h, Bit 0)	SMB_SMI_EN (Host Configuration Register, D31:F3:Offset 40h, Bit 1)	Event
Slave Write to Wake/SMI# Command	X	X	Wake generated when asleep. Slave SMI# generated when awake (SMBUS_SMI_STS).
Slave Write to SMLINK_SLAVE_SMI Command	X	X	Slave SMI# generated when in the S0 state (SMBUS_SMI_STS)
Any combination of Host Status Register [4:1] asserted	0	X	None
	1	0	Interrupt generated
	1	1	Host SMI# generated

**Table 5-45. Enables for the Host Notify Command**

HOST_NOTIFY_INTREN (Slave Control I/O Register, Offset 11h, Bit 0)	SMB_SMI_EN (Host Config Register, D31:F3:Off40h, Bit 1)	HOST_NOTIFY_WKEN (Slave Control I/O Register, Offset 11h, Bit 1)	Result
0	X	0	None
X	X	1	Wake generated
1	0	X	Interrupt generated
1	1	X	Slave SMI# generated (SMBUS_SMI_STS)

### 5.22.5 SMBALERT#

SMBALERT# is multiplexed with GPIO[11]. When enable and the signal is asserted, the PCH can generate an interrupt, an SMI#, or a wake event from S1–S5.

### 5.22.6 SMBus CRC Generation and Checking

If the AAC bit is set in the Auxiliary Control register, the PCH automatically calculates and drives CRC at the end of the transmitted packet for write cycles, and will check the CRC for read cycles. It will not transmit the contents of the PEC register for CRC. The PEC bit must not be set in the Host Control register if this bit is set, or unspecified behavior will result.

If the read cycle results in a CRC error, the DEV\_ERR bit and the CRCE bit in the Auxiliary Status register at Offset 0Ch will be set.

### 5.22.7 SMBus Slave Interface

The PCH SMBus Slave interface is accessed using the SMBus. The SMBus slave logic will not generate or handle receiving the PEC byte and will only act as a Legacy Alerting Protocol device. The slave interface allows the PCH to decode cycles, and allows an external microcontroller to perform specific actions. Key features and capabilities include:

- Supports decode of three types of messages: Byte Write, Byte Read, and Host Notify.



- Receive Slave Address register: This is the address that the PCH decodes. A default value is provided so that the slave interface can be used without the processor having to program this register.
- Receive Slave Data register in the SMBus I/O space that includes the data written by the external microcontroller.
- Registers that the external microcontroller can read to get the state of the PCH.
- Status bits to indicate that the SMBus slave logic caused an interrupt or SMI# due to the reception of a message that matched the slave address.
  - Bit 0 of the Slave Status Register for the Host Notify command
  - Bit 16 of the SMI Status Register (Table 12.9.3.8) for all others

**Note:** The external microcontroller should not attempt to access the PCH SMBus slave logic until either:

- 800 milliseconds after both: RTCRST# is high and RSMRST# is high, OR
- The PLTRST# de-asserts

If a master leaves the clock and data bits of the SMBus interface at 1 for 50 μs or more in the middle of a cycle, the PCH slave logic's behavior is undefined. This is interpreted as an unexpected idle and should be avoided when performing management activities to the slave logic.

**Note:** When an external microcontroller accesses the SMBus Slave Interface over the SMBus a translation in the address is needed to accommodate the least significant bit used for read/write control. For example, if the PCH slave address (RCV\_SLVA) is left at 44h (default), the external micro controller would use an address of 88h/89h (write/read).

### 5.22.7.1 Format of Slave Write Cycle

The external master performs Byte Write commands to the PCH SMBus Slave I/F. The "Command" field (bits 11:18) indicate which register is being accessed. The Data field (bits 20:27) indicate the value that should be written to that register.

Table 5-46 has the values associated with the registers.

**Table 5-46. Slave Write Registers**

Register	Function
0	Command Register. See Table 5-47 for legal values written to this register.
1-3	Reserved
4	Data Message Byte 0
5	Data Message Byte 1
6-7	Reserved
8	Reserved
9-FFh	Reserved

**Note:** The external microcontroller is responsible to make sure that it does not update the contents of the data byte registers until they have been read by the system processor. The PCH overwrites the old value with any new value received. A race condition is possible where the new value is being written to the register just at the time it is being read. The PCH will not attempt to cover this race condition (that is, unpredictable results in this case).



Table 5-47. Command Types

Command Type	Description
0	Reserved
1	<b>WAKE/SMI#.</b> This command wakes the system if it is not already awake. If system is already awake, an SMI# is generated. <b>Note:</b> The SMB_WAK_STS bit will be set by this command, even if the system is already awake. The SMI handler should then clear this bit.
2	<b>Unconditional Powerdown.</b> This command sets the PWRBTNOR_STS bit, and has the same effect as the Powerbutton Override occurring.
3	<b>HARD RESET WITHOUT CYCLING:</b> This command causes a hard reset of the system (does not include cycling of the power supply). This is equivalent to a write to the CF9h register with Bits 2:1 set to 1, but Bit 3 set to 0.
4	<b>HARD RESET SYSTEM.</b> This command causes a hard reset of the system (including cycling of the power supply). This is equivalent to a write to the CF9h register with Bits 3:1 set to 1.
5	<b>Disable the TCO Messages.</b> This command will disable the PCH from sending Heartbeat and Event messages (as described in Table 5.15). Once this command has been executed, Heartbeat and Event message reporting can only be re-enabled by assertion and de-assertion of the RSMRST# signal.
6	<b>WD RELOAD:</b> Reload watchdog timer.
7	Reserved
8	<b>SMLINK_SLV_SMI.</b> When the PCH detects this command type while in the S0 state, it sets the SMLINK_SLV_SMI_STS bit (see Table 12.10.5). This command should only be used if the system is in an S0 state. If the message is received during S1–S5 states, the PCH acknowledges it, but the SMLINK_SLV_SMI_STS bit does not get set. <b>Note:</b> It is possible that the system transitions out of the S0 state at the same time that the SMLINK_SLV_SMI command is received. In this case, the SMLINK_SLV_SMI_STS bit may get set but not serviced before the system goes to sleep. Once the system returns to S0, the SMI associated with this bit would then be generated. Software must be able to handle this scenario.
9–FFh	Reserved.

### 5.22.7.2 Format of Read Command

The external master performs Byte Read commands to the PCH SMBus Slave interface. The “Command” field (bits 18:11) indicate which register is being accessed. The Data field (bits 30:37) contain the value that should be read from that register.

Table 5-48. Slave Read Cycle Format (Sheet 1 of 2)

Bit	Description	Driven by	Comment
1	Start	External Microcontroller	
2-8	Slave Address - 7 bits	External Microcontroller	Must match value in Receive Slave Address register
9	Write	External Microcontroller	Always 0
10	ACK	PCH	
11-18	Command code – 8 bits	External Microcontroller	Indicates which register is being accessed. See Table 5-49 for a list of implemented registers.
19	ACK	PCH	
20	Repeated Start	External Microcontroller	
21-27	Slave Address - 7 bits	External Microcontroller	Must match value in Receive Slave Address register
28	Read	External Microcontroller	Always 1



**Table 5-48. Slave Read Cycle Format (Sheet 2 of 2)**

Bit	Description	Driven by	Comment
29	ACK	PCH	
30-37	Data Byte	PCH	Value depends on register being accessed. See Table 5-49 for a list of implemented registers.
38	NOT ACK	External Microcontroller	
39	Stop	External Microcontroller	

**Table 5-49. Data Values for Slave Read Registers (Sheet 1 of 2)**

Register	Bits	Description
0	7:0	Reserved for capabilities indication. Should always return 00h. Future chips may return another value to indicate different capabilities.
1	2:0	System Power State 000 = S0 001 = S1 010 = Reserved 011 = S3 100 = S4 101 = S5 110 = Reserved 111 = Reserved
	7:3	Reserved
2	3:0	Reserved
	7:4	Reserved
3	5:0	<b>Watchdog Timer current value</b> Note that Watchdog Timer has 10 bits, but this field is only 6 bits. If the current value is greater than 3Fh, the PCH will always report 3Fh in this field.
	7:6	Reserved
4	0	1 = The <b>Intruder Detect</b> (INTRD_DET) bit is set. This indicates that the system cover has probably been opened.
	1	1 = <b>BTI Temperature Event</b> occurred. This bit will be set if the PCH's THRM# input signal is active. Else this bit will read "0."
	2	<b>DOA Processor Status</b> . This bit will be 1 to indicate that the processor is dead
	3	1 = <b>SECOND_TO_STS</b> bit set. This bit will be set after the second time-out (SECOND_TO_STS bit) of the Watchdog Timer occurs.
	6:4	Reserved. Will always be 0, but software should ignore.
	7	Reflects the value of the GPIO[11]/SMBALERT# pin (and is dependent upon the value of the GPI_INV[11] bit. If the GPI_INV[11] bit is 1, then the value in this bit equals the level of the GPI[11]/SMBALERT# pin (high = 1, low = 0). If the GPI_INV[11] bit is 0, then the value of this bit will equal the inverse of the level of the GPIO[11]/SMBALERT# pin (high = 0, low = 1).



Table 5-49. Data Values for Slave Read Registers (Sheet 2 of 2)

Register	Bits	Description
5	0	<b>FWH bad bit.</b> This bit will be 1 to indicate that the FWH read returned FFh, which indicates that it is probably blank.
	1	Reserved
	2	<b>SYS_PWROK Failure Status:</b> This bit will be 1 if the SYSPWR_FLR bit in the GEN_PMCON_2 register is set.
	3	Reserved.
	4	Reserved.
	5	<b>POWER_OK_BAD:</b> Indicates the failure core power well ramp during boot/resume. This bit will be active if the SLP_S3# pin is de-asserted and PCH_PWROK pin is not asserted.
	6	<b>Thermal Trip:</b> This bit will shadow the state of processor Thermal Trip status bit (CTS) (16.2.1.2, GEN_PMCON_2, bit 3). Events on signal will not create a event message
	7	Reserved: Default value is "X" <b>Note:</b> Software should not expect a consistent value when this bit is read through SMBUS/SMLink
6	7:0	Contents of the Message 1 register. Refer to <a href="#">Section 12.10.8</a> for the description of this register.
7	7:0	Contents of the Message 2 register. Refer to <a href="#">Section 12.10.8</a> for the description of this register.
8	7:0	Contents of the TCO_WDCNT register. Refer to <a href="#">Section 12.10.9</a> for the description of this register.
9	7:0	Seconds of the RTC
A	7:0	Minutes of the RTC
B	7:0	Hours of the RTC
C	7:0	"Day of Week" of the RTC
D	7:0	"Day of Month" of the RTC
E	7:0	Month of the RTC
F	7:0	Year of the RTC
10h-FFh	7:0	Reserved

#### 5.22.7.2.1 Behavioral Notes

According to SMBus protocol, Read and Write messages always begin with a Start bit – Address– Write bit sequence. When the PCH detects that the address matches the value in the Receive Slave Address register, it will assume that the protocol is always followed and ignore the Write bit (Bit 9) and signal an Acknowledge during bit 10. In other words, if a Start –Address–Read occurs (which is illegal for SMBus Read or Write protocol), and the address matches the PCH's Slave Address, the PCH will still grab the cycle.

Also according to SMBus protocol, a Read cycle contains a Repeated Start–Address–Read sequence beginning at Bit 20. Once again, if the Address matches the PCH's Receive Slave Address, it will assume that the protocol is followed, ignore bit 28, and proceed with the Slave Read cycle.

**Note:** An external microcontroller must not attempt to access the PCH's SMBus Slave logic until at least 1 second after both RTCRST# and RSMRST# are de-asserted (high).



### 5.22.7.3 Slave Read of RTC Time Bytes

The PCH SMBus slave interface allows external SMBus master to read the internal RTC's time byte registers.

The RTC time bytes are internally latched by the PCH's hardware whenever RTC time is not changing and SMBus is idle. This ensures that the time byte delivered to the slave read is always valid and it does not change when the read is still in progress on the bus. The RTC time will change whenever hardware update is in progress, or there is a software write to the RTC time bytes.

The PCH SMBus slave interface only supports Byte Read operation. The external SMBus master will read the RTC time bytes one after another. It is software's responsibility to check and manage the possible time rollover when subsequent time bytes are read.

For example, assuming the RTC time is 11 hours: 59 minutes: 59 seconds. When the external SMBus master reads the hour as 11, then proceeds to read the minute, it is possible that the rollover happens between the reads and the minute is read as 0. This results in 11 hours: 0 minute instead of the correct time of 12 hours: 0 minutes. Unless it is certain that rollover will not occur, software is required to detect the possible time rollover by reading multiple times such that the read time bytes can be adjusted accordingly if needed.

### 5.22.7.4 Format of Host Notify Command

The PCH tracks and responds to the standard Host Notify command as specified in the *System Management Bus (SMBus) Specification, Version 2.0*. The host address for this command is fixed to 0001000b. If the PCH already has data for a previously-received host notify command which has not been serviced yet by the host software (as indicated by the HOST\_NOTIFY\_STS bit), then it will NACK following the host address byte of the protocol. This allows the host to communicate non-acceptance to the master and retain the host notify address and data values for the previous cycle until host software completely services the interrupt.

**Note:** Host software must always clear the HOST\_NOTIFY\_STS bit after completing any necessary reads of the address and data registers.

Table 5-50 shows the Host Notify format.

**Table 5-50. Host Notify Format (Sheet 1 of 2)**

Bit	Description	Driven By	Comment
1	Start	External Master	
8:2	SMB Host Address – 7 bits	External Master	Always 0001_000
9	Write	External Master	Always 0
10	ACK (or NACK)	PCH	PCH NACKs if HOST_NOTIFY_STS is 1
17:11	Device Address – 7 bits	External Master	Indicates the address of the master; loaded into the Notify Device Address Register
18	Unused – Always 0	External Master	7-bit-only address; this bit is inserted to complete the byte
19	ACK	PCH	
27:20	Data Byte Low – 8 bits	External Master	Loaded into the Notify Data Low Byte Register
28	ACK	PCH	





Table 5-50. Host Notify Format (Sheet 2 of 2)

Bit	Description	Driven By	Comment
36:29	Data Byte High – 8 bits	External Master	Loaded into the Notify Data High Byte Register
37	ACK	PCH	
38	Stop	External Master	

## 5.23 Thermal Management

### 5.23.1 Thermal Sensor

The PCH incorporates one on-die Digital thermal sensor (DTS) for thermal management. The thermal sensor can provide PCH temperature information to an EC or SIO device that can be used to determine how to control the fans.

This thermal sensor is located near the DMI interface. The on-die thermal sensor is placed as close as possible to the hottest on-die location to reduce thermal gradients and to reduce the error on the sensor trip thresholds. The thermal sensor trip points may be programmed to generate various interrupts including SCI, SMI and other General Purpose events.

#### 5.23.1.1 Internal Thermal Sensor Operation

The internal thermal sensor reports four trip points: Aux2, Aux, Hot and Catastrophic trip points in the order of increasing temperature.

##### Aux, Aux2 Temperature Trip Points

These trip points may be set dynamically if desired and provides an interrupt to ACPI (or other software) when it is crossed in either direction. These auxiliary temperature trip points do not automatically cause any hardware throttling but may be used by software to trigger interrupts. This trip point is set below the Hot temperature trip point and responses are separately programmable from the hot temperature settings, in order to provide incrementally more aggressive actions. Aux and Aux2 trip points are fully Software programmable during system run-time. Aux2 trip point is set below the Aux temperature trip point.

##### Hot Temperature Trip Point

This trip point may be set dynamically if desired and provides an interrupt to ACPI (or other software) when it is crossed in either direction. Software could optionally set this as an Interrupt when the temperature exceeds this level setting. Hot trip does not provide any default hardware based thermal throttling, and is available only as a customer configurable interrupt when  $T_{j,max}$  has been reached.

##### Catastrophic Trip Point

This trip point is set at the temperature at which the PCH must be shut down immediately without any software support. The catastrophic trip point must correspond to a temperature ensured to be functional in order for the interrupt generation and Hardware response. Hardware response using THRMTRIP# would be an unconditional transition to S5. The catastrophic transition to the S5 state does not enforce a minimum time in the S5 state. It is assumed that the S5 residence and the reboot sequence cools down the system. If the catastrophic condition remains when the catastrophic power down enable bit is set by BIOS, then the system will re-enter S5.

## Thermometer Mode

The thermometer is implemented using a counter that starts at 0 and increments during each sample point until the comparator indicates the temperature is above the current value. The value of the counter is loaded into a read-only register (Thermal Sensor Thermometer Read) when the comparator first trips.

### 5.23.1.1.1 Recommended Programming for Available Trip Points

There may be a  $\pm 2$  °C offset due to thermal gradient between the hot-spot and the location of the thermal sensor. Trip points should be programmed to account for this temperature offset between the hot-spot  $T_{j,max}$  and the thermal sensor.

**Aux Trip Points** should be programmed for software and firmware control using interrupts.

**Hot Trip Point** should be set to throttle at 108 °C ( $T_{j,max}$ ) due to DTS trim accuracy adjustments. Hot trip points should also be programmed for a software response.

**Note:** **Catastrophic Trip Point** should be set to halt operation to avoid maximum  $T_j$  of about 120 °C. Crossing a trip point in either direction may generate several types of interrupts. Each trip point has a register that can be programmed to select the type of interrupt to be generated. Crossing a trip point is implemented as edge detection on each trip point to generate the interrupts.

### 5.23.1.1.2 Thermal Sensor Accuracy ( $T_{accuracy}$ )

$T_{accuracy}$  for the PCH is  $\pm 7$  °C in the temperature range 90 °C to 120 °C.  $T_{accuracy}$  is  $\pm 10$  °C for temperatures from 45 °C – 90 °C. The PCH may not operate above +108 °C. This value is based on product characterization and is not ensured by manufacturing test.

Software has the ability to program the  $T_{cat}$ ,  $T_{hot}$ , and  $T_{aux}$  trip points, but these trip points should be selected with consideration for the thermal sensor accuracy and the quality of the platform thermal solution. Overly conservative (unnecessarily low) temperature settings may unnecessarily degrade performance due to frequent throttling, while overly aggressive (dangerously high) temperature settings may fail to protect the part against permanent thermal damage.

## 5.23.2 PCH Thermal Throttling

Occasionally the PCH may operate in conditions that exceed its maximum operating temperature. In order to protect itself and the system from thermal failure, the PCH is capable of reducing its overall power consumption and as a result, lower its temperature. This is achieved by:

- Forcing the SATA device and interface in to a lower power state
- Reducing the number of active lanes on the DMI interface
- Reducing the Intel ME clock frequency

The severity of the throttling response is defined by four global PCH throttling states referred to as T-states. In each T-state, the throttling response will differ per interface, but will operate concurrently when a global T-state is activated. A T-state corresponds to a temperature range. The T-states are defined in [Table 5-51](#).

**Table 5-51. PCH Thermal Throttle States (T-states)**

State	Description
T0	Normal operation, temperature is less than the T1 trip point temperature
T1	Temperature is greater than or equal to the T1 trip point temperature, but less than the T2 trip point temperature. The default temperature is $T_{j,max}$ at 108 °C
T2	Temperature is greater than or equal to the T2 trip point temperature, but less than the T3 trip point temperature. The default temperature is 112 °C
T3	Temperature is greater than or equal to the T3 trip point temperature. The default temperature is 116 °C

Enabling of this feature requires appropriate Intel ME firmware and configuration of the following registers shown in [Table 5-52](#).

**Table 5-52. PCH Thermal Throttling Configuration Registers**

Register Name	Register Location	
TT – Thermal Throttling	TBARB+6Ch	<a href="#">Section 23.2.10</a>

### 5.23.3 Thermal Reporting Over System Management Link 1 Interface (SMLink1)

SMLink1 interface in the PCH is the SMBus link to an optional external controller. A SMBus protocol is defined on the PCH to allow compatible devices such as Embedded Controller (EC) or SIO to obtain system thermal data from PCH sensors using the SMLink1 interface. This solution allows an external device or controller to use the system thermal data for system thermal management.

**Note:** To enable Thermal Reporting, the *Enable Thermal Sensor* bit in Thermal Sensor Enable and Lock Register (TSEL) Bit 0, and *Enable SMBus Temperature Reporting* bit in Thermal Sensor Reporting Enable and Lock Register (TSREL) Bit 0 have to be set (See [Section 23.2](#) for details on Register).

There are two uses for the PCH's thermal reporting capability:

1. To provide system thermal data to an external controller. The controller can manage the fans and other cooling elements based on this data. In addition, the PCH can be programmed by setting appropriate bits in the Alert Enable (AE) Register (See [Section 23.2](#) for details on this register) to alert the controller when a device has gone outside of its temperature limits. The alert causes the assertion of the PCH PCHHOT# (SML1ALERT#/PCHHOT#/GPIO74) signal. See [Section 5.23.3.4](#) for more details.
2. To provide an interface between the external controller and host software. This software interface has no direct affect on the PCH's thermal collection. It is strictly a software interface to pass information or data.

The PCH responds to thermal requests only when the system is in S0 or S1. Once the PCH has been programmed, it will start responding to a request while the system is in S0 or S1.

To implement this thermal reporting capability, the platform is required to have appropriate BIOS support and compatible devices that support the SMBus protocol.

#### 5.23.3.0.1 Block Read Address

The PCH supports the Block Read Address for reads. This address is used for reads from the PCH.



- The address is set by soft straps or BIOS. It can be set to any value the platform requires. This address only supports SMBus Block Read command and not Byte or Word Read.
- The Block Read command is supported as defined in the SMBus 2.0 specification, with the command being 40h, and the byte count being provided by the PCH following the block read format in the SMBus specification.
- Writes are not allowed to this address, and result in indeterminate behavior.
- Packet Error Code (PEC) may be enabled or not, which is set up by BIOS.

### 5.23.3.1 Block Read Command

The external controller may read thermal information from the PCH using the SMBus Block Read Command. Byte-read and Word-read SMBus commands are not supported. Note that the reads use a different address than the writes.

The command format follows the Block Read format of the SMBus specification.

The PCH and external controller are set up by BIOS with the length of the read that is supported by the platform. The device must always do reads of the lengths set up by BIOS.

The PCH only supports Block Read Commands of 2 bytes. The data always comes in the order described in [Table 5-53](#), where 0 is the first byte received in time on the SMBus.

**Table 5-53. Block Read Command – Byte Definition**

Byte	Definition
Byte 1	The PCH temp in degrees C. FFh indicates error condition. Read value represents bits [7:0] of ITV (Internal Temperature Values) Register described in <a href="#">Section 23.2</a> . <b>Note:</b> Requires TRC (Thermal Reporting Control) Register bit [5] to be enabled. See <a href="#">Section 23.2</a> .
Byte 0	Reserved.

A 2-byte read provides the PCH temperature.

### 5.23.3.2 Read Data Format

For each of the data fields an ERROR Code is listed below. This code indicates that the PCH failed in its access to the device. This would be for the case where the read returned no data, or some illegal value. In general that would mean the device is broken. The EC can treat the device that failed the read as broken or with some fail-safe mechanism.

#### 5.23.3.2.1 PCH Temperature

The temperature readings for the PCH are 8-bit unsigned values from 0–255. The minimum granularity supported by the internal thermal sensor is 1 °C. Thus, there are no fractional values for the PCH temperatures.

Note the sensors used within the components do not support values below 0 degrees, so this field is treated as 8 bits (0–255) absolute and not 2's complement (-128 to 127).



Devices that are not present or that are disabled will be set to 0h. Devices that have a failed reading (that is, the read from the device did not return any legal value) will be set to FFh. A failed reading means that the attempt to read that device returned a failure. The failure could have been from a bus failure or that the device itself had an internal failure.

### 5.23.3.3 Thermal Data Update Rate

The temperature values are updated every 1 ms in the PCH, so reading more often than that simply returns the same data multiple times. Also, the data may be up to 1ms old if the external controller reads the data right before the next update window.

### 5.23.3.4 Temperature Comparator and Alert

The PCH has the ability to alert the external controller when temperatures are out of range. This is done using the PCH PCHHOT# signal. The alert is a simple comparator. If any device's temperature is outside the limit range for that device, then the signal is asserted (electrical low). Note that this alert does not use the SML1ALERT#.

The PCH supports 2 ranges: an upper and lower limit (8 bits each, in °C) for the PCH temperature.

The comparator checks if the device is within the specified range, including the limits. For example, a device that is at 100 degrees when the upper limit is 100 will not trigger the alert. Likewise, a device that is at 70 degrees when the lower limit is 70 will not trigger the alert.

The compares are done only on devices that have been enabled by BIOS for checking.

The compares are done in firmware, so all the compares are executed in one software loop and at the end, if there is any out of bound temperature, the PCH's PCHHOT# signal is asserted.

When the external controller sees the PCHHOT# signal low, it knows the device is out of range. It can read the temperature and then change the limit for the device. Note that it may take up to 250 ms before the actual writes cause the signal to change state. For instance if the PCH is at 105 degrees and the limit is 100, the alert is triggered. If the controller changes the limits to 110, the PCHHOT# signal may remain low until the next thermal sampling window (every 1 ms) occurs and only then go high, assuming the PCH was still within its limits.

At boot, the controller can monitor the PCHHOT# signal state. When BIOS has finished all the initialization and enabled the temperature comparators, the PCHHOT# signal will be asserted since the default state of the limit registers is 0h; hence, when the PCH first reads temperatures, they will be out of range. This is the positive indication that the external controller may now read thermal information and get valid data. If the PCHHOT# signal is enabled and not asserted within 30 seconds after PLTRST#, the external controller should assume there is a fatal error and handle accordingly. In general the PCHHOT# signal will assert within a 1–4 seconds, depending on the actual BIOS implementation and flow.

**Note:**

The PCHHOT# assertion is only valid when PLTRST# is de-asserted. The controller should mask the state of this signal when PLTRST# is asserted. Since the controller may be powered even when the PCH and the rest of the platform are not, the signal may glitch as power is being asserted; thus, the controller should wait until PLTRST# has de-asserted before monitoring the signal.



#### 5.23.3.4.1 Special Conditions

The external controller should have a graceful means of handling when PCHHOT# asserts, and the controller reads PCH, but all temperature values are within limits. In this case, the controller should assume that by the time the controller could read the data, it had changed and moved back within the limits.

#### 5.23.3.5 BIOS Set Up

In order for the PCH to properly report temperature and enable alerts, the BIOS must configure the PCH at boot or from suspend/resume state by writing the following information to the PCH MMIO space. This information is NOT configurable using the external controller.

- Enables for PCH thermal alerts.
- Enables for reading PCH temperatures.

Setting up the temperature calculation equations.

#### 5.23.3.6 SMBus Rules

The PCH may NACK an incoming SMBus transaction. In certain cases the PCH will NACK the address, and in other cases it will NACK the command depending on internal conditions (such as errors, busy conditions). Given that most of the cases are due to internal conditions, the external controller must alias a NACK of the command and a NACK of the address to the same behavior. The controller must not try to make any determination of the reason for the NACK, based on the type of NACK (command vs. address).

The PCH will NACK when it is enabled but busy. The external controller is required to retry up to 3 times when they are NACK'ed. In reality if there is a NACK because of the PCH being busy, in almost all cases the next read will succeed since the update internally takes very little time. In the case of a long delay, the external controller must assume that the PCH will never return good data.

##### 5.23.3.6.1 During Block Read

On the Block Read, the PCH will respect the NACK and Stop indications from the external controller, but will consider this an error case. It will recover from this case and correctly handle the next SMBus request.

The PCH will honor STOP during the block read command and cease providing data. On the next Block Read, the data will start with byte 0 again. However, this is not a recommended usage except for 'emergency cases'. In general the external controller should read the entire length of data that was originally programmed.

##### 5.23.3.6.2 Power On

On the Block Read, the PCH will respect the NACK and Stop indications from the external controller, but will consider this an error case. It will recover from this case and correctly handle the next SMBus request.

The PCH will honor STOP during the block read command and cease providing data. On the next Block Read, the data will start with byte 0 again. However, this is not a recommended usage except for 'emergency cases'. In general the external controller should read the entire length of data that was originally programmed.



### 5.23.3.7 Case for Considerations

Below are some corner cases and some possible actions that the external controller could take.

Note that a 1-byte sequence number is available to the data read by the external controller. Each time the PCH updates the thermal information it will increment the sequence number. The external controller can use this value as an indication that the thermal FW is actually operating. Note that the sequence number will roll over to 00h when it reaches FFh.

#### 1. Power on:

The PCH will not respond to any SMBus activity (on SMLink1 interface) until it has loaded the thermal Firmware (FW), which in general would take 1–4 ms. During this period, the PCH will NACK any SMBus transaction from the external controller.

The load should take 1-4 ms, but the external controller should design for 30 seconds based on long delays for S4 resume which takes longer than normal power up. This would be an extreme case, but for larger memory footprints and non-optimized recovery times, 30 seconds is a safe number to use for the time-out.

Recover/Failsafe: if the PCH has not responded within 30 seconds, the external controller can assume that the system has had a major error and the external controller should ramp the fans to some reasonably high value.

The only recover from this is an internal reset on the PCH, which is not visible to the external controller. Therefore the external controller might choose to poll every 10-60 seconds (some fairly long period) hereafter to see if the PCH's thermal reporting has come alive.

#### 2. The PCH Thermal FW hangs and requires an internal reset which is not visible to the external controller.

The PCH will NACK any SMBus transaction from the external controller. The PCH may not be able to respond for up to 30 seconds while the FW is being reset and reconfigured.

The external controller could choose to poll every 1-10 seconds to see if the thermal FW has been successfully reset and is now providing data.

General recovery for this case is about 1 second, but 30 seconds should be used by the external controller at the time-out.

Recovery/Failsafe: same as in case #1.

#### 3. Fatal PCH error, causes a global reset of all components.

When there is a fatal PCH error, a global reset may occur, and then case #1 applies.

The external controller can observe, if desired, PLTRST# assertion as an indication of this event.

#### 4. The PCH thermal FW fails or is hung, but no reset occurs

The sequence number will not be updated, so the external controller knows to go to failsafe after some number of reads (8 or so) return the same sequence number.

The external controller could choose to poll every 1-10 seconds to see if the thermal FW has been successfully reset and working again.

In the absence of other errors, the updates for the sequence number should never be longer than 400 ms, so the number of reads needed to indicate that there is a hang should be at around 2 seconds. But when there is an error, the sequence number may not get updated for seconds. In the case that the



external controller sees a NACK from the PCH, then it should restart its sequence counter, or otherwise be aware that the NACK condition needs to be factored into the sequence number usage.

The use of sequence numbers is not required, but is provided as a means to ensure correct PCH FW operation.

5. When the PCH updates the Block Read data structure, the external controller gets a NACK during this period.

To ensure atomicity of the SMBus data read with respect to the data itself, when the data buffer is being updated, the PCH will NACK the Block Read transaction.

The update is only a few micro-seconds, so very short in terms of SMBus polling time; therefore, the next read should be successful. The external controller should attempt 3 reads to handle this condition before moving on.

If the Block read has started (that is, the address is ACK'ed) then the entire read will complete successfully, and the PCH will update the data only after the SMBus read has completed.

6. System is going from S0 to S3/S4/S5. Note that the thermal monitoring FW is fully operational if the system is in S0/S1, so the following only applies to S3/S4/S5.

When the PCH detects the OS request to go to S3/S4/S5, it will take the SMLink1 controller offline as part of the system preparation. The external controller will see a period where its transactions are getting NACK'ed, and then see SLP\_S3# assert.

This period is relatively short (a couple of seconds depending on how long all the devices take to place themselves into the D3 state), and would be far less than the 30 second limit mentioned above.

7. PCHHOT# – Since there can be an internal reset, the PCHHOT# may get asserted after the reset. The external controller must accept this assertion and handle it.

#### 5.23.3.7.1 Example Algorithm for Handling Transaction

One algorithm for the transaction handling could be summarized as follows. This is just an example to illustrate the above rules. There could be other algorithms that can achieve the same results.

1. Perform SMBus transaction.
2. If ACK, then continue
3. If NACK
  - a. Try again for 2 more times, in case the PCH is busy updating data.
  - b. If 3 successive transactions receive NACK, then
    - Ramp fans, assuming some general long reset or failure
    - Try every 1-10 seconds to see if SMBus transactions are now working
    - If they start then return to step 1
    - If they continue to fail, then stay in this step and poll, but keep the fans ramped up or implement some other failure recovery mechanism.





## 5.24 Intel® High Definition Audio (Intel® HD Audio) Overview (D27:F0)

The PCH High Definition Audio (HDA) controller communicates with the external codec(s) over the Intel High Definition Audio serial link. The controller consists of a set of DMA engines that are used to move samples of digitally encoded data between system memory and an external codec(s). The PCH implements four output DMA engines and 4 input DMA engines. The output DMA engines move digital data from system memory to a D-A converter in a codec. The PCH implements a single Serial Data Output signal (HDA\_SDO) that is connected to all external codecs. The input DMA engines move digital data from the A-D converter in the codec to system memory. The PCH implements four Serial Digital Input signals (HDA\_SDI[3:0]) supporting up to four codecs.

Audio software renders outbound and processes inbound data to/from buffers in system memory. The location of individual buffers is described by a Buffer Descriptor List (BDL) that is fetched and processed by the controller. The data in the buffers is arranged in a predefined format. The output DMA engines fetch the digital data from memory and reformat it based on the programmed sample rate, bit/sample and number of channels. The data from the output DMA engines is then combined and serially sent to the external codecs over the Intel High Definition Audio link. The input DMA engines receive data from the codecs over the Intel High Definition Audio link and format the data based on the programmable attributes for that stream. The data is then written to memory in the predefined format for software to process. Each DMA engine moves one stream of data. A single codec can accept or generate multiple streams of data, one for each A-D or D-A converter in the codec. Multiple codecs can accept the same output stream processed by a single DMA engine.

Codec commands and responses are also transported to and from the codecs using DMA engines.

The PCH HD Audio controller supports the Function Level Reset (FLR).

## 5.25 Intel® Management Engine (Intel® ME) and Intel® Server Platform Services Firmware (SPS 3.0)


Key properties of Intel® ME

- Connectivity
  - Integration into I/O subsystem of PCH
  - Delivery of advanced I/O functions
- Security
  - More secure (Intel root of trust) & isolated execution
  - Increased security of flash file system
- Modularity & Partitioning
  - OSV, VMM & SW Independence
  - Rapid response to competitive changes
- Power
  - Always On Always Connected
  - Advanced functions in low power S3-S4-S5 operation
  - OS independent PM & thermal heuristics

Intel Server Platform Services FW provides a variety of services that range from low-level hardware initialization and provisioning to high-level end-user software based IT manageability services. One of Intel Server Platform Services FW's most established and recognizable features is Intel Active Management Technology (Intel® AMT).

**Intel Active Management Technology** is a set of advanced manageability features developed to meet the evolving demands placed on IT to manage a network infrastructure. Intel AMT reduces the Total Cost of Ownership (TCO) for IT management through features such as asset tracking, remote manageability, and robust policy-based security, resulting in fewer desk-side visits and reduced incident support durations. Intel AMT extends the manageability capability for IT through Out Of Band (OOB), allowing asset information, remote diagnostics, recovery, and contain capabilities to be available on client systems even when they are in a low power, or "off" state, or in situations when the operating system is hung.

Figure 5-15. PCH Intel® Management Engine High-Level Block Diagram



### 5.25.1 Intel® Management Engine (Intel® ME) Requirements

The following list of components compose the Intel ME hardware infrastructure:

- The Intel ME is the general purpose controller that resides in the PCH. It operates in parallel to, and is resource-isolated from, the host processor.
- The SPI flash device stores Intel Server Platform Services FW code that is executed by the Intel ME for its operations. The PCH controls the flash device through the SPI interface and internal logic.
- In the M0 power state, the Intel Server Platform Services Firmware code is loaded from SPI flash into DRAM and cached in secure and isolated SRAM. In order to interface with DRAM, the Intel ME utilizes the integrated memory controller (IMC)



present in the processor. DMI serves as the interface for communication between the IMC and Intel ME. This interfacing occurs in only M0 power state. In the lower Intel ME power state, M3, code is executed exclusively from secure and isolated Intel ME local RAM.

- The LAN controller embedded in the PCH as well as the Intel Gigabit Platform LAN Connect device are required for Intel ME and Intel AMT network connectivity.
- BIOS provides asset detection and POST diagnostics (BIOS and Intel AMT can optionally share same flash memory device)
- An ISV software package, such as LANDesk\*, Altiris\*, or Microsoft\* SMS, can be used to take advantage of the platform manageability capabilities of Intel AMT.

## 5.26 Serial Peripheral Interface (SPI)

The Serial Peripheral Interface (SPI) is an interface that provides a lower-cost alternative for system flash versus the Firmware Hub on the LPC bus.

The 4-pin SPI interface consists of clock (CLK), master data out (Master Out Slave In (MOSI)), master data in (Master In Slave Out (MISO)) and an active low chip select (SPI\_CS[1:0]#). SPI also adds 2 extra pins SPI\_IO2 and SPI\_IO3 for Quad I/O operation.

The PCH supports up to two SPI flash devices using two separate Chip Select pins. Each SPI flash device can be up to 64 MB. **The PCH SPI interface supports flash devices at 20 MHz, 33 MHz, and 50 MHz. SPI TPM is only supported at 20 MHz and 33 MHz.** A SPI Flash device on with Chip Select 0 with a valid descriptor MUST be attached directly to the PCH.

**Note:** When operating at 50 MHz, because of the 40% duty cycle PCH must use by dividing down from a 125 MHz clock, the PCH SPI Flash Controller cannot meet the minimum high timing requirements of a 50 MHz SPI Flash component and a 66 MHz rated or faster SPI Flash component must be used. Refer CDI#524239 – SPI Notification for Server Platform Services for SPI requirements update.

The PCH supports fast read which consist of:-

1. Dual Output Fast Read (Single Input Dual Output)
2. Dual I/O Fast Read (Dual Input Dual Output)
3. Quad Output Fast Read (Single Input Quad Output)
4. Quad I/O Fast Read (Quad Input Quad Output)

Fast Read function will be enabled if the particular SPI part supports one of the function mentioned above along with support for SFDP (Serial Flash Discoverable Parameter).

PCH adds support for SFDP. SFDP is a JEDEC standard that provides consistent method for describing functional and feature capabilities of serial flash devices in a standard set of internal parameter table. PCH SPI controller reads the internal parameter table and enables divergent features of multiple SPI vendor parts.

PCH adds third chip select SPI\_CS2# for TPM support over SPI. TPM Bus will use SPI\_CLK, SPI\_MISO, SPI\_MOSI and SPI\_CS2# SPI signals.

**Note:** Communication on the SPI bus is done with a Master – Slave protocol. The Slave is connected to the PCH and is implemented as a tri-state bus. If Boot BIOS Strap = '00' then LPC is selected as the location for BIOS. BIOS may still be placed on LPC, but all platforms with the PCH require a SPI flash connected directly to the PCH's SPI bus with a valid descriptor connected to Chip Select 0 in order to boot.



**Note:** When SPI is selected by the Boot BIOS Destination Strap and a SPI device is detected by the PCH, LPC based BIOS flash is disabled.

## 5.26.1 SPI Supported Feature Overview

SPI Flash on the PCH has two operational modes, descriptor and non-descriptor.

### 5.26.1.1 Non-Descriptor Mode

Non-Descriptor Mode is not supported as a valid flash descriptor is required for all PCH Platforms.

### 5.26.1.2 Descriptor Mode

Descriptor Mode is required for PCH. It enables many features of the chipset:

- Integrated Gigabit Ethernet and Host processor for Gigabit Ethernet Software
- Intel Active Management Technology
- Intel ME Firmware
- PCI Express root port configuration
- Supports up to two SPI components using two separate chip select pins
- Hardware enforced security restricting master accesses to different regions
- Chipset Soft Strap regions provides the ability to use Flash NVM as an alternative to hardware pull-up/pull-down resistors for the PCH and processor
- Supports the SPI Fast Read instruction and frequencies of up to 50 MHz
- Support Single Input, Dual Output Fast read
- Uses standardized Flash Instruction Set

#### 5.26.1.2.1 SPI Flash Regions

In Descriptor Mode the Flash is divided into five separate regions:

Region	Content
0	Flash Descriptor
1	BIOS
2	Intel ME
3	Gigabit Ethernet
4	Platform Data

Only three masters can access the four regions: Host processor running BIOS code, Integrated Gigabit Ethernet and Host processor running Gigabit Ethernet Software, and Intel ME. The Flash Descriptor is in Region 0 and it must be located in the first sector of Device 0 (Offset 0).

#### Flash Region Sizes

SPI flash space requirements differ by platform and configuration. The Flash Descriptor requires one 4 KB or larger block. GbE requires two 4 KB or larger blocks. The amount of flash space consumed is dependent on the erase granularity of the flash part and the platform requirements for the Intel ME and BIOS regions. The Intel ME region contains firmware to support Intel Active Management Technology and other Intel ME capabilities.

**Table 5-54. Region Size versus Erase Granularity of Flash Components**


Region	Size with 4 KB Blocks	Size with 8 KB Blocks	Size with 64 KB Blocks
Descriptor	4 KB	8 KB	64 KB
GbE	8 KB	16 KB	128 KB
BIOS	Varies by Platform	Varies by Platform	Varies by Platform
Intel ME	Varies by Platform	Varies by Platform	Varies by Platform

### 5.26.2 Flash Descriptor

The maximum size of the Flash Descriptor is 4 KB. If the block/sector size of the SPI flash device is greater than 4 KB, the flash descriptor will only use the first 4 KB of the first block. The flash descriptor requires its own block at the bottom of memory (00h). The information stored in the Flash Descriptor can only be written during the manufacturing process as its read/write permissions must be set to Read only when the computer leaves the manufacturing floor.

The Flash Descriptor is made up of eleven sections (see [Figure 5-16](#)).

Figure 5-16. Flash Descriptor Sections



1. The Flash signature selects Descriptor Mode as well as verifies if the flash is programmed and functioning. The data at the bottom of the flash (offset 10h) must be 0FF0A55Ah in order to be in Descriptor mode.
2. The Descriptor map has pointers to the other five descriptor sections as well as the size of each.
3. The component section has information about the SPI flash in the system including: the number of components, density of each, illegal instructions (such as chip erase), and frequencies for read, fast read and write/erase instructions.



4. The Region section points to the three other regions as well as the size of each region.
5. The master region contains the security settings for the flash, granting read/write permissions for each region and identifying each master by a requestor ID. See [Section 5.26.2.1](#) for more information.
6. and 7. The processor and PCH soft strap sections contain processor and PCH configurable parameters.
8. The Reserved region between the top of the processor strap section and the bottom of the OEM Section is reserved for future chipset usages.
9. The Descriptor Upper MAP determines the length and base address of the Intel ME VSCC Table.
10. The Intel ME VSCC Table holds the JEDEC ID and the VSCC information of the entire SPI Flash supported by the NVM image.
11. OEM Section is 256 Bytes reserved at the top of the Flash Descriptor for use by OEM.

### 5.26.2.1 Descriptor Master Region

The master region defines read and write access setting for each region of the SPI device. The master region recognizes three masters: BIOS, Gigabit Ethernet, and Intel ME. Each master is only allowed to do direct reads of its primary regions.

**Table 5-55. Region Access Control Table**

Master Read/Write Access			
Region	Processor and BIOS	Intel ME	GbE Controller
<b>Descriptor</b>	N/A	N/A	N/A
<b>BIOS</b>	Processor and BIOS can always read from and write to BIOS Region	Read / Write	Read / Write
<b>Intel ME</b>	Read / Write	Intel ME can always read from and write to Intel ME Region	Read / Write
<b>Gigabit Ethernet</b>	Read / Write	Read / Write	GbE software can always read from and write to GbE region
<b>Platform Data Region</b>	N/A	N/A	N/A



### 5.26.3 Flash Access

There are two types of flash accesses:

Direct Access:

- Masters are allowed to do direct read only of their primary region
  - Gigabit Ethernet region can only be directly accessed by the Gigabit Ethernet controller. Gigabit Ethernet software must use Program Registers to access the Gigabit Ethernet region.
- Master's Host or Intel ME virtual read address is converted into the SPI Flash Linear Address (FLA) using the Flash Descriptor Region Base/Limit registers

Program Register Access:

- Program Register Accesses are not allowed to cross a 4 KB boundary and can not issue a command that might extend across two components
- Software programs the FLA corresponding to the region desired
  - Software must read the devices Primary Region Base/Limit address to create a FLA.

#### 5.26.3.1 Direct Access Security

- Requester ID of the device must match that of the primary Requester ID in the Master Section
- Calculated Flash Linear Address must fall between primary region base/limit
- Direct Write not allowed
- Direct Read Cache contents are reset to 0's on a read from a different master
  - Supports the same cache flush mechanism in ICH7 which includes Program Register Writes

#### 5.26.3.2 Register Access Security

- Only primary region masters can access the registers

**Note:**

Processor running Gigabit Ethernet software can access Gigabit Ethernet registers

- Masters are only allowed to read or write those regions they have read/write permission
- Using the Flash Region Access Permissions, one master can give another master read/write permissions to their area
- Using the five Protected Range registers, each master can add separate read/write protection above that granted in the Flash Descriptor for their own accesses
  - Example: BIOS may want to protect different regions of BIOS from being erased
  - Ranges can extend across region boundaries

### 5.26.4 Serial Flash Device Compatibility Requirements

A variety of serial flash devices exist in the market. For a serial flash device to be compatible with the PCH SPI bus, it must meet the minimum requirements detailed in the following sections.

**Note:**

All PCH platforms have require Intel ME Firmware.





#### 5.26.4.1 PCH SPI Based BIOS Requirements

A serial flash device must meet the following minimum requirements when used explicitly for system BIOS storage.

- Erase size capability of 4 Kbytes.
- Device must support multiple writes to a page without requiring a preceding erase cycle (Refer to [Section 5.26.5](#))
- Serial flash device must ignore the upper address bits such that an address of FFFFFFFh aliases to the top of the flash memory.
- SPI Compatible Mode 0 support (clock phase is 0 and data is latched on the rising edge of the clock).
- If the device receives a command that is not supported or incomplete (less than 8 bits), the device must complete the cycle gracefully without any impact on the flash content.
- An erase command (page, sector, block, chip, etc.) must set all bits inside the designated area (page, sector, block, chip, etc.) to 1 (Fh).
- Status Register bit 0 must be set to 1 when a write, erase or write to status register is in progress and cleared to 0 when a write or erase is NOT in progress.
- Devices requiring the Write Enable command must automatically clear the Write Enable Latch at the end of Data Program instructions.
- Byte write must be supported. The flexibility to perform a write between 1 byte to 64 bytes is recommended.
- Hardware Sequencing requirements are optional in BIOS only platforms.
- SPI flash parts that do not meet Hardware sequencing command set requirements may work in BIOS only platforms using software sequencing.

#### 5.26.4.2 Integrated LAN Firmware SPI Flash Requirements

A serial flash device that will be used for system BIOS and Integrated LAN or Integrated LAN only must meet all the SPI Based BIOS Requirements plus:

- Hardware sequencing
- 4 KBytes erase capability must be supported.

##### 5.26.4.2.1 SPI Flash Unlocking Requirements for Integrated LAN

BIOS must ensure there is no SPI flash based read/write/erase protection on the GbE region. GbE firmware and drivers for the integrated LAN need to be able to read, write and erase the GbE region at all times.

#### 5.26.4.3 Intel® Management Engine Firmware SPI Flash Requirements

Intel ME Firmware must meet the SPI flash based BIOS Requirements plus:

- Hardware Sequencing.
- Flash part must be uniform 4-KB erasable block throughout the entire device or have 64 KB blocks with the first block (lowest address) divided into 4-KB or 8-KB blocks.
- Write protection scheme must meet SPI flash unlocking requirements for Intel ME.

### 5.26.4.3.1 SPI Flash Unlocking Requirements for Intel® Management Engine

Flash devices must be globally unlocked (read, write and erase access on the ME region) from power on by writing 00h to the flash’s status register to disable write protection.

If the status register must be unprotected, it must use the enable write status register command 50h or write enable 06h.

Opcode 01h (write to status register) must then be used to write a single byte of 00h into the status register. This must unlock the entire part. If the SPI flash’s status register has non-volatile bits that must be written to, bits [5:2] of the flash’s status register must be all 0h to indicate that the flash is unlocked.

If bits [5:2] return a non zero values, the Intel Server Platform Services FW will send a write of 00h to the status register. This must keep the flash part unlocked.

If there is no need to execute a write enable on the status register, then opcodes 06h and 50h must be ignored.

After global unlock, BIOS has the ability to lock down small sections of the flash as long as they do not involve the Intel ME or GbE region.

### 5.26.4.4 Hardware Sequencing Requirements

Table 5-56 contains a list of commands and the associated opcodes that a SPI-based serial flash device must support in order to be compatible with hardware sequencing.

**Table 5-56. Hardware Sequencing Commands and Opcode Requirements**

Commands	Opcode	Notes
Write to Status Register	01h	Writes a byte to SPI flash’s status register. Enable Write to Status Register command must be run prior to this command.
Program Data	02h	Single byte or 64 byte write as determined by flash part capabilities and software.
Read Data	03h	
Write Disable	04h	
Read Status	05h	Outputs contents of SPI flash’s status register
Write Enable	06h	
Fast Read	0Bh	
Enable Write to Status Register	50h or 60h	Enables a bit in the status register to allow an update to the status register
Erase	Programmable	256B, 4 Kbyte, 8 Kbyte or 64 Kbyte
Full Chip Erase	C7h	
JEDEC ID	9Fh	See Section 5.26.4.4.3.

#### 5.26.4.4.1 Single Input, Dual Output Fast Read

The PCH now supports the functionality of a single input, dual output fast read. Opcode and address phase are shifted in serially to the serial flash SI (Serial In) pin. Data is read out after 8 clocks (dummy bits or wait states) from the both the SI and SO pin effectively doubling the through put of each fast read output. In order to enable this functionality, both Single Input Dual Output Fast Read Supported and Fast Read supported must be enabled.



#### 5.26.4.4.2 Serial Flash Discoverable Parameters (SFDP)

As the number of features keeps growing in the serial flash, the need for correct, accurate configuration increases. A method of determining configuration information is Serial Flash Discoverable Parameters (SFDP). Information such as VSCC values and flash attributes can be read directly from the flash parts. The discoverable parameter read opcode behaves like a fast read command. The opcode is 5Ah and the address cycle is 24 bits long. After the opcode 5Ah and address are clocked in, there will then be eight clocks (8 wait states) before valid data is clocked out. SFDP is a capability of the flash part, please confirm with target flash vendor to see if it is supported.

#### 5.26.4.4.3 In order for BIOS to take advantage of the 5Ah opcode it needs to be programmed in the Software sequencing registers. **JEDEC ID**

Since each serial flash device may have unique capabilities and commands, the JEDEC ID is the necessary mechanism for identifying the device so the uniqueness of the device can be comprehended by the controller (master). The JEDEC ID uses the opcode 9Fh and a specified implementation and usage model. This JEDEC Standard Manufacturer and Device ID read method is defined in Standard JESD21-C, PRN03-NV.

### 5.26.5 Multiple Page Write Usage Model

The system BIOS and Intel ME firmware usage models require that the serial flash device support multiple writes to a page (minimum of 512 writes) without requiring a preceding erase command. BIOS commonly uses capabilities such as counters that are used for error logging and system boot progress logging. These counters are typically implemented by using byte-writes to 'increment' the bits within a page that have been designated as the counter. The Intel Server Platform Services FW usage model requires the capability for multiple data updates within any given page. These data updates occur using byte-writes without executing a preceding erase to the given page. Both the BIOS and Intel® Server Platform Services FW multiple page write usage models apply to sequential and non-sequential data writes.

**Note:** This usage model requirement is based on any given bit only being written once from a '1' to a '0' without requiring the preceding erase. An erase would be required to change bits back to the 1 state.

#### 5.26.5.1 Soft Flash Protection

There are two types of flash protection that are not defined in the flash descriptor supported by PCH:

1. BIOS Range Write Protection
2. SMI#-Based Global Write Protection

Both mechanisms are logically OR'd together such that if any of the mechanisms indicate that the access should be blocked, then it is blocked. [Table 5-57](#) provides a summary of the mechanisms.

**Table 5-57. Flash Protection Mechanism Summary**

Mechanism	Accesses Blocked	Range Specific?	Reset-Override or SMI#-Override?	Equivalent Function on FWH
BIOS Range Write Protection	Writes	Yes	Reset Override	FWH Sector Protection
Write Protect	Writes	No	SMI# Override	Same as Write Protect in ICHs for FWH



A blocked command will appear to software to finish, except that the Blocked Access status bit is set in this case.

### 5.26.5.2 BIOS Range Write Protection

The PCH provides a method for blocking writes to specific ranges in the SPI flash when the Protected BIOS Ranges are enabled. This is achieved by checking the Opcode type information (which can be locked down by the initial Boot BIOS) and the address of the requested command against the base and limit fields of a Write Protected BIOS range.

**Note:** Once BIOS has locked down the Protected BIOS Range registers, this mechanism remains in place until the next system reset.

### 5.26.5.3 SMI# Based Global Write Protection

The PCH provides a method for blocking writes to the SPI flash when the Write Protected bit is cleared (that is, protected). This is achieved by checking the Opcode type information (which can be locked down by the initial Boot BIOS) of the requested command.

The Write Protect and Lock Enable bits interact in the same manner for SPI BIOS as they do for the FWH BIOS.

## 5.26.6 Flash Device Configurations

The PCH-based platform must have a SPI flash connected directly to the PCH with a valid descriptor and Intel ME Firmware. BIOS may be stored in other locations such as Firmware Hub. Note this will not avoid the direct SPI flash connected to PCH requirement.

## 5.26.7 SPI Flash Device Recommended Pinout

Table 5-58 contains the recommended serial flash device pin-out for an 8-pin device. Use of the recommended pin-out on an 8-pin device reduces complexities involved with designing the serial flash device onto a motherboard and allows for support of a common footprint usage model (refer to Section 5.26.8.1).

**Table 5-58. Recommended Pinout for 8-Pin Serial Flash Device**

Pin #	Signal
1	Chips Select
2	Data Output
3	Write Protect
4	Ground
5	Data Input
6	Serial Clock
7	Hold / Reset
8	Supply Voltage

Although an 8-pin device is preferred over a 16-pin device due to footprint compatibility, the following table contains the recommended serial flash device pin-out for a 16-pin SOIC.



## 5.26.8 Serial Flash Device Package

**Table 5-59. Recommended Pinout for 16-Pin Serial Flash Device**

Pin #	Signal	Pin #	Signal
1	Hold / Reset	9	Write Protect
2	Supply Voltage	10	Ground
3	No Connect	11	No Connect
4	No Connect	12	No Connect
5	No Connect	13	No Connect
6	No Connect	14	No Connect
7	Chip Select	15	Serial Data In
8	Serial Data Out	16	Serial Clock

### 5.26.8.1 Common Footprint Usage Model

In order to minimize platform motherboard redesign and to enable platform Bill of Material (BOM) selectability, many PC System OEMs design their motherboard with a single common footprint. This common footprint allows population of a soldered down device or a socket that accepts a leadless device. This enables the board manufacturer to support, using selection of the appropriate BOM, either of these solutions on the same system without requiring any board redesign.

The common footprint usage model is desirable during system debug and by flash content developers since the leadless device can be easily removed and reprogrammed without damage to device leads. When the board and flash content is mature for high-volume production, both the socketed leadless solution and the soldered down leaded solution are available through BOM selection.

### 5.26.8.2 Serial Flash Device Package Recommendations

It is highly recommended that the common footprint usage model be supported. An example of how this can be accomplished is as follows:

- The recommended pinout for 8-pin serial flash devices is used (refer to [Section 5.26.7](#)).
- The 8-pin device is supported in either an 8-contact VDFPN (6x5 mm MLP) package or an 8-contact WSON (5x6 mm) package. These packages can fit into a socket that is land pattern compatible with the wide body SO8 package.
- The 8-pin device is supported in the SO8 (150 mil) and in the wide-body SO8 (200 mil) packages.

The 16-pin device is supported in the SO16 (300 mil) package.

## 5.26.9 PWM Outputs

This signal is driven as open-drain. An external pull-up resistor is integrated into the fan to provide the rising edge of the PWM output signal. The PWM output is driven low during reset, which represents 0% duty cycle to the fans. After reset de-assertion, the PWM output will continue to be driven low until one of the following occurs:

- The internal PWM control register is programmed to a non-zero value by appropriate firmware.
- The watchdog timer expires (enabled and set at 4 seconds by default).

- The polarity of the signal is inverted by firmware.

Note that if a PWM output will be programmed to inverted polarity for a particular fan, then the low voltage driven during reset represents 100% duty cycle to the fan.

### 5.26.10 TACH Inputs

This signal is driven as an open-collector or open-drain output from the fan. An external pull-up is expected to be implemented on the motherboard to provide the rising edge of the TACH input. This signal has analog hysteresis and digital filtering due to the potentially slow rise and fall times. This signal has a weak internal pull-up resistor to keep the input buffer from floating if the TACH input is not connected to a fan.

## 5.27 Feature Capability Mechanism

A set of registers is included in the PCH LPC Interface (Device 31, Function 0, offset E0h–EBh) that allows the system software or BIOS to easily determine the features supported by the PCH. These registers can be accessed through LPC PCI configuration space, thus allowing for convenient single point access mechanism for chipset feature detection.

This set of registers consists of:

- Capability ID (FDCAP)
- Capability Length (FDLEN)
- Capability Version and Vendor-Specific Capability ID (FDVER)
- Feature Vector (FVECT)

## 5.28 Intel® Virtualization Technology

Intel Virtualization Technology (Intel® VT) makes a single system appear as multiple independent systems to software. This allows for multiple, independent operating systems to be running simultaneously on a single system. Intel VT comprises technology components to support virtualization of platforms based on Intel architecture microprocessors and chipsets. The first revision of this technology (Intel VT-x) added hardware support in the processor to improve the virtualization performance and robustness. The second revision of this specification (Intel VT-d) adds chipset hardware implementation to improve I/O performance and robustness.

The Intel VT-d specification and other Intel VT documents can be referenced here: <http://www.intel.com/technology/platform-technology/virtualization/index.htm>

### 5.28.1 Intel® VT-d Objectives

The key Intel VT-d objectives are domain based isolation and hardware based virtualization. A domain can be abstractly defined as an isolated environment in a platform to which a subset of host physical memory is allocated. Virtualization allows for the creation of one or more partitions on a single system. This could be multiple partitions in the same OS or there can be multiple operating system instances running on the same system offering benefits such as system consolidation, legacy migration, activity partitioning or security.

### 5.28.2 Intel® VT-d Features Supported

- The following devices and functions support FLR in the PCH:
  - High Definition Audio (Device 27: Function 0)



- SATA Host Controller 1 (Device 31: Function 2)
- SATA Host Controller 2 (Device 31: Function 5)
- USB2 (EHCI) Host Controller 1 (Device 29: Function 0)
- USB2 (EHCI) Host Controller 2 (Device 26: Function 0)
- GbE Lan Host Controller (Device 25: Function 0)
- Interrupt virtualization support for IOxAPIC
- Virtualization support for HPETs

### 5.28.3 Support for Function Level Reset (FLR) in PCH

Intel VT-d allows system software (VMM/OS) to assign I/O devices to multiple domains. The system software, then, requires ways to reset I/O devices or their functions within, as it assigns/re-assigns I/O devices from one domain to another. The reset capability is required to ensure the devices have undergone proper re-initialization and are not keeping the stale state. A standard ability to reset I/O devices is also useful for the VMM in case where a guest domain with assigned devices has become unresponsive or has crashed.

PCI Express defines a form of device hot reset which can be initiated through the Bridge Control register of the root/switch port to which the device is attached. However, the hot reset cannot be applied selectively to specific device functions. Also, no similar standard functionality exists for resetting root-complex integrated devices.

Current reset limitations can be addressed through a *function level reset* (FLR) mechanism that allows software to independently reset specific device functions.

### 5.28.4 Virtualization Support for PCH's IOxAPIC

The Intel VT-d architecture extension requires Interrupt Messages to go through the similar Address Remapping as any other memory requests. This is to allow domain isolation for interrupts such that a device assigned in one domain is not allowed to generate interrupts to another domain.

The Address Remapping for Intel VT-d is based on the Bus:Device:Function field associated with the requests. Hence, it is required for the internal IOxAPIC to initiate the Interrupt Messages using a unique Bus:Device:Function.

The PCH supports BIOS programmable unique Bus:Device:Function for the internal IOxAPIC. The Bus:Device:Function field does not change the IOxAPIC functionality in anyway, nor promoting IOxAPIC as a stand-alone device. The field is only used by the IOxAPIC in the following:

- As the Requestor ID when initiating Interrupt Messages to the processor
- As the Completer ID when responding to the reads targeting the IOxAPIC's Memory-Mapped I/O registers

### 5.28.5 Virtualization Support for High Precision Event Timer (HPET)

The Intel VT-d architecture extension requires Interrupt Messages to go through the similar Address Remapping as any other memory requests. This is to allow domain isolation for interrupts such that a device assigned in one domain is not allowed to generate interrupts to another domain.

The Address Remapping for Intel VT-d is based on the Bus:Device:Function field associated with the requests. Hence, it is required for the HPET to initiate the direct FSB Interrupt Messages using unique Bus:Device:Function.



The PCH supports BIOS programmable unique Bus:Device:Function for each of the HPET timers. The Bus:Device:Function field does not change the HPET functionality in anyway, nor promoting it as a stand-alone device. The field is only used by the HPET timer in the following:

- As the Requestor ID when initiating direct interrupt messages to the processor
- As the Completer ID when responding to the reads targeting its Memory-Mapped registers
- The registers for the programmable Bus:Device:Function for HPET timer 7:0 reside under the D31:F0 LPC Bridge's configuration space.

## 5.29 Enterprise Value Add (EVA)

### 5.29.1 Overview of EVA

Many of the logical enterprise value add additions to the PCH over its client brethren are located in what is referred to as the EVA (Enterprise Value Add) section. This section is located, logically, off the main chipset backbone at Device 17. The separate devices are then located beneath as separate functions. These functions are: Server Platform Services ROM (SPSR) port at F0, three SMBuses that are both Intel ME and CPU controllable at F1,F2 and F3; and an AHCI/IDE compliant SATA controller for four ports at F4.

### 5.29.2 Server Platform Services ROM (SPSR)

SPSR defines the capability for the platform to store executable code outside of BIOS or ME that can be accessed by the system (for example through BIOS or OS or Drivers). The benefit of the capability is the ability to download code to be run after the deployment of the system, and not have to go through a BIOS or Intel ME update that could impede the rollout and make testing more extensive. The SPSR location will be in the SPI Flash. There will be a certain amount of space that Intel ME can allocate for SPSR that the code will be stored in. When it's made accessible to the host system, accesses to the SPSR region will be out of the SPI Flash. The host system has no idea of where this is located. Accessing the code is done 'behind the scene'. SPSR usage is limited to providing utilities for Intel Server Platform Services FW (Intel® Node Manager)

#### 5.29.2.1 SPSR Feature List

- Re-sizeable ROM BAR (max of 16 MB) set up by Intel Server Platform Services FW (Intel Server Platform Services 3.0)
- ROM BAR can be disabled by Intel ME or BIOS
- Intel ME determines the SPI flash regions and address for SPSR

#### 5.29.2.2 SPSR PCI Express Errors

As a PCI express function, the SPSR controller supports basic error logging functionality. Fatal or non-fatal error messages can be issued by the SPSR function for various errors. Advanced Error Reporting is not supported. However, the function does support an additional uncorrectable error status register for in-depth error analysis and a detect mask preventing SPSR from logging specific errors.





### 5.29.3 MS SMBus controllers

The SMBus controllers are used to send commands to other SMBus slave devices. There are three SMB (Master-only) functions (function 1, 2, and 3). These three SMBus controllers default to ME control, but if relinquished can be utilized by host software. ME SMBus controllers are only available in S0 state, and they are enabled and configured by soft strap. See the latest *PCH SPI Flash Programming Guide* for detail.

The MS SMBus controllers are similar to the host SMBus in their operations and programming interface, but they do not support slave mode. The primary difference is that the MS SMBus controllers are PCI Express functions that also support message signalled interrupts. (Interrupts not available when Intel ME has ownership.)

The MS SMBus controllers are SMBus 2.0 compliant devices supporting all protocols defined in the SMBus specification: Quick, Byte, Word, Block, and process call. The controllers also support an I2C mode to communicate with I2C\* compatible devices. SMBus messages can be sent either with PEC enabled or disabled though the actual PEC calculation and checking is performed by software. Alternatively, the SMBus controller logic can automatically append the CRC byte if configured to do so.

The programming model of the SMB controller is combined into two portions: A PCI configuration portion, and a system I/O mapped portion. All static configuration, such as the I/O base address, is done via the PCI configuration space. Real-time programming of the interface is done in system I/O space.

#### 5.29.3.1 MS SMBus Feature List

- SMBus 2.0 compliant **master-only** host controller (Defaults to Intel ME ownership)
- Available for use by BIOS or host software if relinquished by Intel ME.
- Support I2C compatible devices
- 32 Byte Buffer for supporting block transfers
- Core well/S0 operation only
- Legacy and MSI Interrupt generation only for host software control
- Multi-master capable, no slave mode supported
- Clock Stretching
- 100/400 KHz operational speed (selectable through Soft-straps)
- CRC Generation and Checking
- Packet Error Check (PEC) through software
- Automatic CRC generation/checking available as a PEC alternative
- No SMB Alert pin.
- No ARP (Address Resolution Protocol) Support

#### 5.29.3.2 Command Protocols

The only change between the PCH host SMBus controller and the MS SMBus controllers is the "Block Write- Block Read Process" command in the SMBus Controller Chapter. The PCH host SMBus controller requires that software driver read the host command register (HSTCTL) to reset the 32byte buffer pointer prior to reading the block data register. For the MS host SMBus, the HSTCTL register does not need to be read and in fact must NOT be read for the Block Write-Block Read Process Call to work properly.

### 5.29.3.3 I<sup>2</sup>C\* Behavior

When programmed to operate in I2C mode, the SMBus controllers assume it is communicating to I2C devices. This forces the following changes:

- The process call command will skip the command code (and its associated acknowledge)
- The Block write command will skip sending the Byte count

The MS SMBus controller supports the I2C read command. This is independent of the I2C mode enable bit in the host configuration register. When operating in I2C mode, the controller will never use the 32-byte buffer for any block commands.

### 5.29.3.4 SMBus Arbitration

The SMBus master controller is multi-master capable so the controller can be connected to a bus with other SMBus masters. The controller will continuously monitor the SMBdata line to for arbitration. If more than one master attempts to use the bus, the controller that samples a '0' while attempting to drive a '1' will lose arbitration when attempting to drive a '1' on the SMBdata line. This is typically called a collision and the controller that loses arbitration must stop attempting to drive the bus. Refer to the SMBus spec for more details.

If the SMBus controller loses arbitration, the bus error is set in the Host Status register and an interrupt is generated. Software is responsible for restarting the transaction.

### 5.29.3.5 Clock Stretching

Some devices may not be able to handle their clock toggling at the MS SMBus controller rate. They have the capability of stretching the low time of the clock. When the SMBus controller attempts to release the clock ('1'), the clock will remain low for an extended period of time.

The SMBus controller must monitor the SMBus clock line after it releases the bus to determine whether to enable the counter for the high time of the clock. While the bus is still low, the high timer counter must not be enabled. Similarly the low period of the clock can be stretched by an SMBus Master if it is not ready to send or received data.

### 5.29.3.6 Interrupts

The SMBus controller can be programmed to use legacy interrupts or MSI messages to interrupt Host software.

### 5.29.3.7 CRC Generation

The MS SMBus controllers can be setup to automatically generate and check CRC on transmitted packets by programming the Auto Append CRC Enable bit to 1 in the Auxiliary Control register. For write cycles, the CRC is appended at the end for the transmitted packet. For read cycles, the CRC is checked when the data is received. Contents of the PEC register are not used and the PEC bit must not be set in the Host control register when the AACRCE is set, or unspecified behavior will result.

## 5.29.4 sSATA Controllers (D17:F4)

A server-centric addition in PCH is the 3rd SATA controller referred to as the sSATA controller. This controller supports IDE and AHCI mode. There are only four ports associated with this controller. The programming of the sSATA controller is the same as



for the D31:F2 controller with the exceptions of being at a new Device/Function location and fewer Ports to control. The D31:F2 description earlier on in this chapter is replicated below with the modifications for the above noted differences.

#### 5.29.4.1 Overview

The sSATA function in the PCH has three modes of operation to support different operating system conditions. Native IDE, AHCI, or RAID mode. The PCH sSATA controller feature four sets of interface signals (ports) that can be independently enabled or disabled (they cannot be tri-stated or driven low). Each interface is supported by an independent DMA controller.

The PCH sSATA controllers interact with an attached mass storage device through a register interface that is equivalent to that presented by a traditional IDE host adapter. The host software follows existing standards and conventions when accessing the register interface and follows standard command protocol conventions.

**Note:** sSATA interface transfer rates are independent of UDMA mode settings. sSATA interface transfer rates will operate at the bus's maximum speed, regardless of the UDMA mode reported by the sSATA device or the system BIOS.

#### 5.29.4.2 sSATA 6 Gb/s Support

The PCH supports sSATA 6 Gb/s transfers with all capable SATA devices.

#### 5.29.4.3 sSATA Feature Support

Feature	Description	PCH (AHCI/RAID Disabled)	PCH (AHCI/RAID Enabled)
Native Command Queuing (NCQ)	Allows the device to reorder commands for more efficient data transfers	N/A	Supported
Auto Activate for DMA	Collapses a DMA Setup then DMA Activate sequence into a DMA Setup only	N/A	Supported
Hot Plug Support	Allows for device detection without power being applied and ability to connect and disconnect devices without prior notification to the system	N/A	Supported
Asynchronous Signal Recovery	Provides a recovery from a loss of signal or establishing communication after hot plug	N/A	Supported
6 Gb/s Transfer Rate	Capable of data transfers up to 6 Gb/s	Supported	Supported
ATAPI Asynchronous Notification	A mechanism for a device to send a notification to the host that the device requires attention	N/A	Supported
Host & Link Initiated Power Management	Capability for the host controller or device to request Partial and Slumber interface power states	N/A	Supported
Staggered Spin-Up	Enables the host the ability to spin up hard drives sequentially to prevent power load problems on boot	Supported	Supported
Command Completion Coalescing	Reduces interrupt and completion overhead by allowing a specified number of commands to complete and then generating an interrupt to process the commands	N/A	N/A
External SATA	Technology that allows for an outside the box connection of up to 2 meters (when using the cable defined in SATA-IO)	N/A	Supported



#### 5.29.4.4 Theory of Operation

##### 5.29.4.4.1 Standard ATA Emulation

The PCH contains a set of registers that shadow the contents of the legacy IDE registers. The behavior of the Command and Control Block registers, PIO, and DMA data transfers, resets, and interrupts are all emulated.

**Note:** The PCH will assert INTR when the master device completes the EDD command regardless of the command completion status of the slave device. If the master completes EDD first, an INTR is generated and BSY will remain '1' until the slave completes the command. If the slave completes EDD first, BSY will be '0' when the master completes the EDD command and asserts INTR. Software must wait for busy to clear (0) before completing an EDD command, as required by the ATA5 through ATA7 (T13) industry standards.

##### 5.29.4.5 48-Bit LBA Operation

The SATA host controller supports 48-bit LBA through the host-to-device register FIS when accesses are performed using writes to the task file. The SATA host controller will ensure that the correct data is put into the correct byte of the host-to-device FIS.

There are special considerations when reading from the task file to support 48-bit LBA operation. Software may need to read all 16-bits. Since the registers are only 8-bits wide and act as a FIFO, a bit must be set in the device/control register, which is at offset 3F6h for primary and 376h for secondary (or their native counterparts).

If software clears Bit 7 of the control register before performing a read, the last item written will be returned from the FIFO. If software sets Bit 7 of the control register before performing a read, the first item written will be returned from the FIFO.

##### 5.29.4.6 sSATA Swap Bay Support

**Note:** The PCH provides for basic SATA swap bay support using the PSC register configuration bits and power management flows. A device can be powered down by software and the port can then be disabled, allowing removal and insertion of a new device.

**Note:** This sSATA swap bay operation requires board hardware (implementation specific), BIOS, and operating system support.

##### 5.29.4.7 Hot-Plug Operation

The PCH supports Hot Plug Surprise removal and Insertion Notification. An internal sSATA port with a Mechanical Presence Switch can support PARTIAL and SLUMBER with Hot-Plug Enabled. Software can take advantage of power savings in the low power states while enabling hot plug operation. Refer to chapter 7 of the AHCI specification for details.

##### 5.29.4.8 Function Level Reset Support (FLR)

The sSATA Host Controller supports the Function Level Reset (FLR) capability. The FLR capability can be used in conjunction with Intel Virtualization Technology. FLR allows an operating system in a Virtual Machine to have complete control over a device, including its initialization, without interfering with the rest of the platform. The device provides a software interface that enables the Operating System to reset the whole device as if a platform reset was asserted.



### 5.29.4.9 FLR Steps

#### 5.29.4.9.1 FLR Initialization

1. A FLR is initiated by software writing a '1' to the Initiate FLR bit.
2. All subsequent requests targeting the Function will not be claimed and will be Master Abort Immediate on the bus. This includes any configuration, I/O or Memory cycles, however, the Function shall continue to accept completions targeting the Function.

#### 5.29.4.9.2 FLR Operation

The Function will Reset all configuration, I/O and memory registers of the Function except those indicated otherwise and reset all internal states of the Function to the default or initial condition.

#### 5.29.4.9.3 FLR Completion

The Initiate FLR bit is reset (cleared) when the FLR reset is completed. This bit can be used to indicate to the software that the FLR reset is completed.

**Note:** From the time Initiate FLR bit is written to 1 software must wait at least 100 ms before accessing the function.

### 5.29.4.10 Intel® Rapid Storage Technology (Intel® RST) Configuration

The Intel® Rapid Storage Technology (Intel® RST) offers several diverse options for RAID (redundant array of independent disks) to meet the needs of the end user. AHCI support provides higher performance and alleviates disk bottlenecks by taking advantage of the independent DMA engines that each SATA port offers in the PCH.

- RAID Level 0 performance scaling up to (X) drives, enabling higher throughput for data intensive applications such as video editing.
- Data security is offered through RAID Level 1, which performs mirroring.
- RAID Level 10 provides high levels of storage performance with data protection, combining the fault-tolerance of RAID Level 1 with the performance of RAID Level 0. By striping RAID Level 1 segments, high I/O rates can be achieved on systems that require both performance and fault-tolerance. RAID Level 10 requires 4 hard drives, and provides the capacity of two drives.
- RAID Level 5 provides highly efficient storage while maintaining fault-tolerance on 3 or more drives. By striping parity, and rotating it across all disks, fault tolerance of any single drive is achieved while only consuming 1 drive worth of capacity. That is, a 3 drive RAID 5 has the capacity of 2 drives, or a 4 drive RAID 5 has the capacity of 3 drives. RAID 5 has high read transaction rates, with a medium write rate. RAID 5 is well suited for applications that require high amounts of storage while maintaining fault tolerance.

By using the PCH's built-in Intel Rapid Storage Technology, there is no loss of PCI resources (request/grant pair) or add-in card slot.

Intel® Rapid Storage Technology functionality requires the following items:

1. PCH enabled for Intel® Rapid Storage Technology
2. Intel Rapid Storage Technology RAID Option ROM must be on the platform
3. Intel Rapid Storage Technology drivers, most recent revision.
4. At least two SATA hard disk drives (minimum depends on RAID configuration).

Intel Rapid Storage Technology is not available in the following configurations:



1. The SATA controller is in compatible mode.
2. The SATA controller is programmed in RAID mode, but the AIE bit (D31:F2:Offset 9Ch bit 7) is set to 1.

#### 5.29.4.11 Intel® RST RAID Option ROM

The Intel RST RAID Option ROM is a standard PnP Option ROM that is easily integrated into any System BIOS. When in place, it provides the following three primary functions:

- Provides a text mode user interface that allows the user to manage the RAID configuration on the system in a pre-operating system environment. Its feature set is kept simple to keep size to a minimum, but allows the user to create and delete RAID volumes and select recovery options when problems occur.
- Provides boot support when using a RAID volume as a boot disk. It does this by providing Int13 services when a RAID volume needs to be accessed by MS-DOS applications (such as NTLDR) and by exporting the RAID volumes to the System BIOS for selection in the boot order.
- At each boot up, provides the user with a status of the RAID volumes and the option to enter the user interface by pressing CTRL-I.

#### 5.29.4.12 Intel® Smart Response Technology

Part of the Intel RST storage class driver feature set, Intel® Smart Response Technology implements storage I/O caching to provide users with faster response times for things like system boot and application startup. On a traditional system, performance of these operations is limited by the hard drive, particularly when there may be other I/O intensive background activities running simultaneously, like system updates or virus scans. Intel Smart Response Technology accelerates the system response experience by putting frequently-used blocks of disk data on an SSD, providing dramatically faster access to user data than the hard disk alone can provide. The user sees the full capacity of the hard drive with the traditional single drive letter with overall system responsiveness similar to what an SSD-only system provides.

#### 5.29.4.13 Power Management Operation

Power management of the PCH sSATA controller and ports will cover operations of the host controller and the SATA wire.

#### 5.29.4.14 Power State Mappings

The D0 PCI power management state for device is supported by the PCH sSATA controller.

SATA devices may also have multiple power states. From parallel ATA, three device states are supported through ACPI. They are:

- D0 – Device is working and instantly available.
- D1 – Device enters when it receives a STANDBY IMMEDIATE command. Exit latency from this state is in seconds
- D3 – From the SATA device's perspective, no different than a D1 state, in that it is entered using the STANDBY IMMEDIATE command. However, an ACPI method is also called which will reset the device and then cut its power.

Each of these device states are subsets of the host controller's D0 state.

Finally, SATA defines three PHY layer power states, which have no equivalent mappings to parallel ATA. They are:

- PHY READY – PHY logic and PLL are both on and active



- Partial – PHY logic is powered, but in a reduced state. Exit latency is no longer than 10 ns
- Slumber – PHY logic is powered, but in a reduced state. Exit latency can be up to 10 ms.

Since these states have much lower exit latency than the ACPI D1 and D3 states, the sSATA controller defines these states as sub-states of the device D0 state.

## 5.29.4.15 Power State Transitions

### 5.29.4.15.1 Partial and Slumber State Entry/Exit

The partial and slumber states save interface power when the interface is idle. It would be most analogous to CLKRUN# (in power savings, not in mechanism), where the interface can have power saved while no commands are pending. The sSATA controller defines PHY layer power management (as performed using primitives) as a driver operation from the host side, and a device proprietary mechanism on the device side. The sSATA controller accepts device transition types, but does not issue any transitions as a host. All received requests from a SATA device will be ACKed.

When an operation is performed to the sSATA controller such that it needs to use the SATA cable, the controller must check whether the link is in the Partial or Slumber states, and if so, must issue a COM\_WAKE to bring the link back online. Similarly, the SATA device must perform the same action.

### 5.29.4.15.2 Device D1, D3 States

These states are entered after some period of time when software has determined that no commands will be sent to this device for some time. The mechanism for putting a device in these states does not involve any work on the host controller, other than sending commands over the interface to the device. The command most likely to be used in ATA/ATAPI is the "STANDBY IMMEDIATE" command.

### 5.29.4.15.3 Host Controller D3<sub>HOT</sub> State

After the interface and device have been put into a low power state, the SATA host controller may be put into a low power state. This is performed using the PCI power management registers in configuration space. There are two very important aspects to note when using PCI power management.

1. When the power state is D3, only accesses to configuration space are allowed. Any attempt to access the memory or I/O spaces will result in master abort.
2. When the power state is D3, no interrupts may be generated, even if they are enabled. If an interrupt status bit is pending when the controller transitions to D0, an interrupt may be generated.

When the controller is put into D3, it is assumed that software has properly shut down the device and disabled the ports. Therefore, there is no need to sustain any values on the port wires. The interface will be treated as if no device is present on the cable, and power will be minimized.

When returning from a D3 state, an internal reset will not be performed.

### 5.29.4.15.4 Non-AHCI Mode PME# Generation

When in non-AHCI mode (legacy mode) of operation, the sSATA controller does not generate PME#. This includes attach events (since the port must be disabled), or interlock switch events (using the SATAGP pins).



### 5.29.4.16 SMI Trapping (APM)


Offset C0h (see Section 15.1.45) contain control for generating SMI# on accesses to the IDE I/O spaces. These bits map to the legacy ranges (1F0–1F7h, 3F6h, 170–177h, and 376h) and native IDE ranges defined by PCMDBA, PCTLBA, SCMDBA and SCTLBA. If the SATA controller is in legacy mode and is using these addresses, accesses to one of these ranges with the appropriate bit set causes the cycle to not be forwarded to the SATA controller, and for an SMI# to be generated. If an access to the Bus-Master IDE registers occurs while trapping is enabled for the device being accessed, then the register is updated, an SMI# is generated, and the device activity status bits (Section 15.1.46) are updated indicating that a trap occurred.

### 5.29.4.17 sSATA Device Presence

In legacy mode, the sSATA controller does not generate interrupts based on hot-plug/unplug events. However, the sSATA PHY does know when a device is connected (if not in a partial or slumber state), and it is beneficial to communicate this information to host software as this will greatly reduce boot times and resume times.

The flow used to indicate SATA device presence is shown in Figure 5-17. The 'PxE' bit refers to PCS.P[3:0]E bits, depending on the port being checked and the 'PxP' bits refer to the PCS.P[3:0]P bits, depending on the port being checked. If the PCS/PxP bit is set a device is present, if the bit is cleared a device is not present. If a port is disabled, software can check to see if a new device is connected by periodically re-enabling the port and observing if a device is present, if a device is not present it can disable the port and check again later. If a port remains enabled, software can periodically poll PCS.PxP to see if a new device is connected.

Figure 5-17. Flow for Port Enable / Device Present Bits



### 5.29.4.18 sSATA LED

The sSATALED# output is driven whenever the BSY bit is set in any sSATA port. The sSATALED# is an active-low open-drain output. When SATALED# is low, the LED should be active. When sSATALED# is high, the LED should be inactive.





#### 5.29.4.19 AHCI Operation

The PCH provides hardware support for Advanced Host Controller Interface (AHCI), a programming interface for sSATA host controllers developed through a joint industry effort. AHCI defines transactions between the sSATA controller and software and enables advanced performance and usability with sSATA. Platforms supporting AHCI may take advantage of performance features such as no master/slave designation for SATA devices—each device is treated as a master—and hardware assisted native command queuing. AHCI also provides usability enhancements such as Hot-Plug. AHCI requires appropriate software support (such as, an AHCI driver) and for some features, hardware support in the SATA device or additional platform hardware.

The PCH supports all of the mandatory features of the *Serial ATA Advanced Host Controller Interface Specification*, Revision 1.3 and many optional features, such as hardware assisted native command queuing, aggressive power management, LED indicator support, and Hot-Plug through the use of interlock switch support (additional platform hardware and software may be required depending upon the implementation).

**Note:** For reliable device removal notification while in AHCI operation without the use of interlock switches (surprise removal), interface power management should be disabled for the associated port. See Section 7.3.1 of the *AHCI Specification* for more information.

#### 5.29.4.20 SGPIO Signals

The SGPIO signals, in accordance to the SFF-8485 specification, support per-port LED signaling. These signals are not related to sSATALED#, which allows for simplified indication of SATA command activity. The SGPIO group interfaces with an external controller chip that fetches and serializes the data for driving across the SGPIO bus. The output signals then control the LEDs. This feature is only valid in AHCI/RAID mode.

**Note:** Intel does not validate all possible usage cases of this feature. Customers should validate their specific design implementation on their own platforms.

#### 5.29.4.21 Mechanism

The enclosure management for sSATA Controller 1 (Device 17: Function 4) involves sending messages that control LEDs in the enclosure. The messages for this function are stored after the normal registers in the AHCI BAR, at Offset 580h bytes for the PCH from the beginning of the AHCI BAR as specified by the EM\_LOC global register (Section 15.4.1.6).

Software creates messages for transmission in the enclosure management message buffer. The data in the message buffer should not be changed if CTL.TM bit is set by software to transmit an update message. Software should only update the message buffer when CTL.TM bit is cleared by hardware otherwise the message transmitted will be indeterminate. Software then writes a register to cause hardware to transmit the message or take appropriate action based on the message content. The software should only create message types supported by the controller, which is LED messages for the PCH. If the software creates other non LED message types (such as, SAF-TE, SES-2), the SGPIO interface may hang and the result is indeterminate.

During reset all SGPIO pins will be in tri-state. The interface will continue to be in tri-state after reset until the first transmission occurs when software programs the message buffer and sets the transmit bit CTL.TM. The SATA Host controller will initiate the transmission by driving SCLOCK and at the same time drive the SLOAD to '0' prior to the actual bit stream transmission. The Host will drive SLOAD low for at least 5 SCLOCK then only start the bit stream by driving the SLOAD to high. SLOAD will be driven high for 1 SCLOCK follow by vendor specific pattern that is default to "0000" if software has yet to program the value. A total of 21-bit stream from 7 ports (Port0,



Port1, Port2, Port3, Port4 Port5 and Port6) of 3-bit per port LED message will be transmitted on SDATAOUT0 pin after the SLOAD is driven high for 1 SCLOCK. Only 3 ports (Port4, Port5 and Port6) of 9 bit total LED message follow by 12 bits of tri-state value will be transmitted out on SDATAOUT1 pin.

All the default LED message values will be high prior to software setting them, except the Activity LED message that is configured to be hardware driven that will be generated based on the activity from the respective port. All the LED message values will be driven to '1' for the port that is unimplemented as indicated in the Port Implemented register regardless of the software programmed value through the message buffer.

There are 2 different ways of resetting the PCH's SGPIO interface, asynchronous reset and synchronous reset. Asynchronous reset is caused by platform reset to cause the SGPIO interface to be tri-state asynchronously. Synchronous reset is caused by setting the CTL.RESET bit, clearing the GHC.AE bit or HBA reset, where Host Controller will complete the existing full bit stream transmission then only tri-state all the SGPIO pins. After the reset, both synchronous and asynchronous, the SGPIO pins will stay tri-stated.

**Note:** The PCH Host Controller does not ensure that it will cause the target SGPIO device or controller to be reset. Software is responsible to keep the PCH SGPIO interface in tri-state for 2 second to cause a reset on the target of the SGPIO interface.

#### 5.29.4.22 Message Format

Messages shall be constructed with a one DWord header that describes the message to be sent followed by the actual message contents. The first DWord shall be constructed as follows:

Bit	Description
31:28	Reserved
27:24	<b>Message Type (MTYPE):</b> Specifies the type of the message. The message types are: 0h = LED 1h = SAF-TE 2h = SES-2 3h = SGPIO (register based interface) All other values reserved
23:16	<b>Data Size (DSIZE):</b> Specifies the data size in bytes. If the message (enclosure services command) has a data buffer that is associated with it that is transferred, the size of that data buffer is specified in this field. If there is no separate data buffer, this field shall have a value of '0'. The data directly follows the message in the message buffer. For the PCH, this value should always be '0'.
15:8	<b>Message Size (MSIZE):</b> Specifies the size of the message in bytes. The message size does not include the one DWord header. A value of '0' is invalid. For the PCH, the message size is always 4 bytes.
7:0	Reserved

The SAF-TE, SES-2, and SGPIO message formats are defined in the corresponding specifications, respectively. The LED message type is defined in [Section 5.29.4.23](#). It is the responsibility of software to ensure the content of the message format is correct. If the message type is not programmed as 'LED' for this controller, the controller shall not take any action to update its LEDs. Note that for LED message type, the message size is always consisted of 4 bytes.



### 5.29.4.23 LED Message Type


The LED message type specifies the status of up to three LEDs. Typically, the usage for these LEDs is activity, fault, and locate. Not all implementations necessarily contain all LEDs (for example, some implementations may not have a locate LED). The message identifies the HBA port number and the Port Multiplier port number that the slot status applies to. If a Port Multiplier is not in use with a particular device, the Port Multiplier port number shall be '0'. The format of the LED message type is defined in [Table 5-60](#). The LEDs shall retain their values until there is a following update for that particular slot.

**Table 5-60. Multi-activity LED Message Type**

Byte	Description
3-2	<p><b>Value (VAL):</b> This field describes the state of each LED for a particular location. There are three LEDs that may be supported by the HBA. Each LED has 3 bits of control.</p> <p><b>LED values are:</b>            000b – LED shall be off            001b – LED shall be solid on as perceived by human eye            All other values reserved</p> <p><b>The LED bit locations are:</b>            Bits 2:0 – Activity LED (may be driven by hardware)            Bits 5:3 – Vendor Specific LED (such as locate)            Bits 8:6 – Vendor Specific LED (such as fault)            Bits 15:9 – Reserved</p> <p><b>Vendor specific message is:</b>            Bit 3:0 – Vendor Specific Pattern            Bit 15:4 – Reserved</p> <p><b>Note:</b> If Activity LED Hardware Driven (ATTR.ALHD) bit is set, host will output the hardware LED value sampled internally and will ignore software written activity value on bit [2:0]. Since the PCH Enclosure Management does not support port multiplier based LED message, the LED message will be generated independently based on respective port's operation activity. Vendor specific LED values Locate (Bits 5:3) and Fault (Bits 8:6) always are driven by software.</p>
1	<p><b>Port Multiplier Information:</b> Specifies slot specific information related to Port Multiplier. Bits 3:0 specify the Port Multiplier port number for the slot that requires the status update. If a Port Multiplier is not attached to the device in the affected slot, the Port Multiplier port number shall be '0'. Bits 7:4 are reserved. The PCH does not support LED messages for devices behind a Port Multiplier. This byte should be 0.</p>
0	<p><b>HBA Information:</b> Specifies slot specific information related to the HBA.</p> <p>Bits 4:0 – HBA port number for the slot that requires the status update.            Bit 5 – If set to '1', value is a vendor specific message that applies to the entire enclosure. If cleared to '0', value applies to the port specified in bits 4:0.            Bits 7:6 – Reserved</p>

### 5.29.4.24 SGPIO Waveform

Figure 5-18. Serial Data transmitted over the SGPIO Interface





#### 5.29.4.25 External SATA

The PCH supports external SATA. External SATA utilizes the SATA interface outside of the system box. The usage model for this feature must comply with the Serial ATA II Cables and Connectors Volume 2 Gold specification at [www.sata-io.org](http://www.sata-io.org). Intel validates two configurations:

1. The cable-up solution involves an internal SATA cable that connects to the SATA motherboard connector and spans to a back panel PCI bracket with an eSATA connector. A separate eSATA cable is required to connect an eSATA device.
2. The back-panel solution involves running a trace to the I/O back panel and connecting a device using an external SATA connector on the board.

#### 5.29.5 Asynchronous DRAM Refresh (ADR)

The Asynchronous DRAM Refresh (ADR) feature provides a mechanism to enable preservation of key data in NVDIMM system memory, in the event of AC power supply failure. ADR entry forces a flush of data from specific ADR protected "write buffers" inside processor. Any write data not in the buffers conceptually referred to as the "ADR protected buffers" is lost on power-failure.

The objective of ADR is to provide an early warning to the CPU of an impending reset or power failure so that it can save critical information while the reset is in progress. For any Host partition reset or S3/4/5 entry, the CPU already receives this early warning via the Reset\_Warn or Go\_S3/4/5 DMI message. However, prior to this feature the CPU did not receive any warning for a global reset. This feature adds that warning for global reset sources that are considered to be "safe" to delay. A separate enable bit for each global reset source is provided in the ADR\_EN register. The method used to provide this early warning to the CPU involves the PM\_SYNC pin. The CPU will monitor a particular PM\_SYNC state for this indication. For power failure source of global reset, it would be impossible for the PCH to use PM\_SYNC to warn the CPU of a PCH\_PWROK or RSMRST# power failure, since PM\_SYNC control is immediately lost in those scenarios. However, platforms supporting ADR receive an early warning from the power supply indicating that AC power has been lost and the platform voltage rails will soon be dropping. This indication will be connected to one of 4 GPIOs capable of driving PM\_SYNC. So, before PCH\_PWROK or RSMRST# drops that GPIO will drop and trigger the warning to the CPU over PM\_SYNC.

### §





## 6 Ballout Definition

This chapter contains the PCH Ballout information.

### 6.1 PCH Ballout

Table 6-1 is the BGA ball list, sorted alphabetically by signal name. This section contains the PCH ballout. Figure 6-1, Figure 6-2, Figure 6-3 and Figure 6-4 show the ballout from a top of the package quadrant view.

**Table 6-1. PCH Ballout by Signal Name (Sheet 1 of 24)**

EDS Signal	Pin
APWROK	G29
BMBUSY# / GPIO0	A25
CGC_DUT_DETECT_N	D48
CLKIN_CPY_N	P2
CLKIN_CPY_P	P4
CLKIN_DOT96_N	AM35
CLKIN_DOT96_P	AM36
CLKIN_PCILOOPBACK	AE47
CLKIN_SATA_N	D20
CLKIN_SATA_P	B20
CLKIN_sSATA_N	BC38
CLKIN_sSATA_P	BD38
CLKOUT_DMI_N0	BE2
CLKOUT_DMI_N1	AY4
CLKOUT_DMI_P0	BD4
CLKOUT_DMI_P1	AY2
CLKOUT_GPB_PCIE_N0	BF12
CLKOUT_GPB_PCIE_N1	BC18
CLKOUT_GPB_PCIE_N2	BF20
CLKOUT_GPB_PCIE_P0	BH12
CLKOUT_GPB_PCIE_P1	BA18
CLKOUT_GPB_PCIE_P2	BH20
CLKOUT_ITPXDP_N	BC16
CLKOUT_ITPXDP_P	BD16
CLKOUT_PCI0	BH22
CLKOUT_PCI1	BJ21
CLKOUT_PCI2	BF22
CLKOUT_PCI3	BH24

**Table 6-1. PCH Ballout by Signal Name (Sheet 2 of 24)**

EDS Signal	Pin
CLKOUT_PCI4	BF24
CLKOUT_PCIE_N0	BD21
CLKOUT_PCIE_N1	BF10
CLKOUT_PCIE_N2	BF16
CLKOUT_PCIE_N3	BF14
CLKOUT_PCIE_N4	BF8
CLKOUT_PCIE_N5	BF6
CLKOUT_PCIE_N6	BB2
CLKOUT_PCIE_N7	BC11
CLKOUT_PCIE_P0	BC21
CLKOUT_PCIE_P1	BH10
CLKOUT_PCIE_P2	BH16
CLKOUT_PCIE_P3	BH14
CLKOUT_PCIE_P4	BH8
CLKOUT_PCIE_P5	BH5
CLKOUT_PCIE_P6	BB4
CLKOUT_PCIE_P7	BD11
CLKOUTFLEX0 / GPIO64	AW23
CLKOUTFLEX1 / GPIO65	BD23
CLKOUTFLEX2 / GPIO66	BJ17
CLKOUTFLEX3 / GPIO67	BC23
DCPRTC	N35
DCPSST	N27
DCPSUS1	T29
DCPSUS2	AC35
DCPSUS3	AF18
DCPSUS3	AF19
DCPSUSBYP	N29



**Table 6-1. PCH Ballout by Signal Name (Sheet 3 of 24)**

EDS Signal	Pin
DIFFCLK_BIASREF	BA11
DMI_IREF	V15
DMI_RCOMP	T15
DMI_RXN0	T12
DMI_RXN1	T7
DMI_RXN2	N7
DMI_RXN3	J6
DMI_RXP0	T14
DMI_RXP1	T9
DMI_RXP2	N6
DMI_RXP3	L6
DMI_TXN0	M2
DMI_TXN1	K2
DMI_TXN2	H2
DMI_TXN3	E2
DMI_TXP0	M4
DMI_TXP1	K4
DMI_TXP2	H4
DMI_TXP3	F4
DPWROK	N41
DRAMPWROK	B45
DSWVRMEN	N40
GPIO13	AM48
GPIO15	B34
GPIO18	G21
GPIO20 / SMI#	M23
GPIO24 / MGPIO0	B36
GPIO25	G39
GPIO26	J29
GPIO27 / MGPIO6	L29
GPIO28 / MGPIO7	M27
GPIO31 / MGPIO2	K48
GPIO32	J21
GPIO33	AJ49
GPIO34	F21
GPIO35 / NMI#	F11
GPIO44	G32

**Table 6-1. PCH Ballout by Signal Name (Sheet 4 of 24)**

EDS Signal	Pin
GPIO45	G27
GPIO46	D34
GPIO47	F27
GPIO50 / GSXCLK	J34
GPIO51 / GSXDOUT	L32
GPIO52 / GSXSLOAD	L34
GPIO53 / GSXDIN	V48
GPIO54 / GSXSRESET#	U49
GPIO55	J23
GPIO56	M29
GPIO57 / MGPIO5	C39
GPIO61	C37
GPIO72	G47
GPIO73	F29
GPIO8	C41
HDA_BCLK	AK48
HDA_RST#	AM46
HDA_SDI0	AJ47
HDA_SDI1	AL47
HDA_SDI2	AN49
HDA_SDI3	AN47
HDA_SDO	AR47
HDA_SYNC	AP48
ICLK_IREF	AW11
INTRUDER#	N44
INTVRMEN	N47
JTAG_TCK	G34
JTAG_TDI	F32
JTAG_TDO	C33
JTAG_TMS	B32
LAD0	AA40
LAD1	AA38
LAD2	AC47
LAD3	AA36
LAN_PHY_PWR_CTRL/GPIO12	L47
LDRQ0#	AD46
LDRQ1# / GPIO23	AA35




**Table 6-1. PCH Ballout by Signal Name  
(Sheet 5 of 24)**

EDS Signal	Pin
LFRAME#	AA41
MEXP_SMBCLK0	BF32
MEXP_SMBCLK1	BH32
MEXP_SMBCLK2	BH30
MEXP_SMBDATA0	BJ33
MEXP_SMBDATA1	BF30
MEXP_SMBDATA2	BJ37
MGPIO13	BH26
MGPIO14	BF28
MGPIO15	BH28
MGPIO16	BF26
MGPIO17	BJ29
NC_DUT_DETECT_1	B4
NC_DUT_DETECT_2	BF2
NC_DUT_DETECT_3	BH46
NCTF/TP	A33
NCTF/TP	AG10
NCTF/TP	AG9
NCTF/TP	AH46
NCTF/TP	AW7
NCTF/TP	BA34
NCTF/TP	BA7
NCTF/TP	BC34
NCTF/TP	BC7
NCTF/TP	BD7
NCTF/TP	BH45
NCTF/TP	BJ45
NCTF/TP	N14
NCTF/TP	N15
NCTF/TP	N49
NCTF/TP	V6
NCTF/TP	V7
OC0# / GPIO59	J43
OC1# / GPIO40	B38
OC2# / GPIO41	A37
OC3# / GPIO42	B42
OC4# / GPIO43	G44

**Table 6-1. PCH Ballout by Signal Name  
(Sheet 6 of 24)**

EDS Signal	Pin
OC5# / GPIO9	G43
OC6# / GPIO10	L43
OC7# / GPIO14	J44
PCH_PWROK	M48
PCIE_IREF	AC1
PCIE_RCOMP	AG12
PECI	A21
PERn1 / USB3Rn3	AG6
PERn2 / USB3Rn4	AG14
PERn3	AM12
PERn4	AM7
PERn5	AP14
PERn6	AP9
PERn7	AU6
PERn8	AU10
PERp1 / USB3Rp3	AG7
PERp2 / USB3Rp4	AG15
PERp3	AM10
PERp4	AM6
PERp5	AP12
PERp6	AP7
PERp7	AU7
PERp8	AU12
PETn1 / USB3Tn3	AD2
PETn2 / USB3Tn4	AF4
PETn3	AH4
PETn4	AK4
PETn5	AM4
PETn6	AP4
PETn7	AT4
PETn8	AV2
PETp1 / USB3Tp3	AD4
PETp2 / USB3Tp4	AF2
PETp3	AH2
PETp4	AK2
PETp5	AM2
PETp6	AP2



**Table 6-1. PCH Ballout by Signal Name (Sheet 7 of 24)**

EDS Signal	Pin
PETp7	AT2
PETp8	AV4
PIRQA#	AA47
PIRQB#	AA49
PIRQC#	AE49
PIRQD#	AF48
PIRQE# / GPIO2	Y48
PIRQF# / GPIO3	AD48
PIRQG# / GPIO4	AB48
PIRQH# / GPIO5	Y46
PLTRST#	G38
PLTRST_PROC#	A17
PM_SYNC	J18
PM_SYNC2	BJ27
PME#	C35
PROCPWRGD	F6
PWM0	V38
PWM1	V35
PWM2	V40
PWM3	V43
PWRBTN#	N43
RCIN#	C25
REFCLK14IN	BA23
Reserved	AW6
Reserved	B26
Reserved	BA6
ADR_COMPLETE	D46
Reserved	F34
Reserved	V10
Reserved	V12
RI#	J39
RSMRST#	T44
RTCRST#	P48
RTCX1	T46
RTCX2	R47
SATA_IREF	L12
SATA_RCOMP	N10

**Table 6-1. PCH Ballout by Signal Name (Sheet 8 of 24)**

EDS Signal	Pin
SATA_RXN0	G12
SATA_RXN1	J16
SATA_RXN2	N18
SATA_RXN3	F18
SATA_RXN4 / PERn1	F7
SATA_RXN5 / PERn2	J11
SATA_RXP0	F12
SATA_RXP1	L16
SATA_RXP2	M18
SATA_RXP3	G18
SATA_RXP4 / PERp1	G7
SATA_RXP5 / PERp2	L11
SATA_TXN0	B12
SATA_TXN1	D14
SATA_TXN2	B16
SATA_TXN3	B18
SATA_TXN4 / PETn1	B8
SATA_TXN5 / PETn2	D10
SATA_TXP0	D12
SATA_TXP1	B14
SATA_TXP2	D16
SATA_TXP3	D18
SATA_TXP4 / PETp1	D8
SATA_TXP5 / PETp2	B10
SATA0GP / GPIO21	D4
SATA1GP / GPIO19	B24
SATA2GP / GPIO36	B5
SATA3GP / GPIO37	G11
SATA4GP / GPIO16 / MGPIO9	A9
SATA5GP / GPIO49 / MGPIO10	B28
SATALED#	J7
SCLOCK / GPIO22	J12
SDATAOUT0 / GPIO39	M21
SDATAOUT1 / GPIO48	D6
SERIRQ	L21
SLOAD / GPIO38	G6
SLP_A#	E48


**Table 6-1. PCH Ballout by Signal Name  
(Sheet 9 of 24)**

EDS Signal	Pin
SLP_LAN#	J47
SLP_S3#	B46
SLP_S4#	J49
SLP_S5# / GPIO63	D38
SLP_SUS#	H46
SLP_WLAN# / GPIO29 / MGPIO3	H48
SMBALERT# / GPIO11	F39
SMBCLK	L39
SMBDATA	B40
SML0ALERT# / GPIO60 / MGPIO4	D42
SML0CLK	J38
SML0DATA	F38
SML1ALERT# / PCHHOT# / GPIO74 / MGPIO8	L44
SML1CLK / GPIO58 / MGPIO11	L38
SML1DATA / GPIO75 / MGPIO12	N36
SPI_CLK	C31
SPI_CS0#	G23
SPI_CS1#	L23
SPI_CS2#	N21
SPI_IO2	L27
SPI_IO3	C29
SPI_MISO	N23
SPI_MOSI	B30
SPKR	C27
SRTCST#	M46
sSATA_IREF	BD32
sSATA_RCOMP	BC32
sSATA_RXN0	AU44
sSATA_RXN1	AW44
sSATA_RXN2	BD43
sSATA_RXN3	BA39
sSATA_RXP0	AU43
sSATA_RXP1	BA44
sSATA_RXP2	BC43
sSATA_RXP3	AW39
sSATA_TXN0	BB46

**Table 6-1. PCH Ballout by Signal Name  
(Sheet 10 of 24)**

EDS Signal	Pin
sSATA_TXN1	BE48
sSATA_TXN2	BH42
sSATA_TXN3	BH40
sSATA_TXP0	BB48
sSATA_TXP1	BD46
sSATA_TXP2	BF42
sSATA_TXP3	BF40
sSATA0GP	AW32
sSATA1GP	BF36
sSATA2GP	BH36
sSATA3GP	BF38
sSATALED#	BH34
sSCLOCK	BD29
sSDATAOUT0	BH38
sSDATAOUT1	BF34
sSLOAD	BC29
SST	C43
SUSACK#	A41
SUSCLK / GPIO62	J32
SUSWARN# / GPIO30 / MGPIO1	F43
SYS_PWROK	D30
SYS_RESET#	D26
TACH0 / GPIO17	T40
TACH1 / GPIO1	T41
TACH2 / GPIO6	V44
TACH3 / GPIO7	T38
TACH4 / GPIO68	T36
TACH5 / GPIO69	T43
TACH6 / GPIO70	V41
TACH7 / GPIO71	V36
TD_IREF	BC6
THRMTRIP#	A13
USB2n0	AV48
USB2n1	AY48
USB2n10	AG36
USB2n11	AC40
USB2n12	AC44



**Table 6-1. PCH Ballout by Signal Name (Sheet 11 of 24)**

EDS Signal	Pin
USB2n13	AC36
USB2n2	AJ36
USB2n3	AP44
USB2n4	AM41
USB2n5	AJ40
USB2n6	AJ44
USB2n7	AM44
USB2n8	AG43
USB2n9	AG40
USB2p0	AV46
USB2p1	AY46
USB2p10	AG35
USB2p11	AC41
USB2p12	AC43
USB2p13	AC38
USB2p2	AJ35
USB2p3	AP43
USB2p4	AM40
USB2p5	AJ41
USB2p6	AJ43
USB2p7	AM43
USB2p8	AG44
USB2p9	AG41
USB3Rn1	AA7
USB3Rn2	AA14
USB3Rn5	AC14
USB3Rn6	AC7
USB3Rp1	AA6
USB3Rp2	AA15
USB3Rp5	AC12
USB3Rp6	AC9
USB3Tn1	T2
USB3Tn2	V2
USB3Tn5	Y2
USB3Tn6	AB2
USB3Tp1	T4
USB3Tp2	V4

**Table 6-1. PCH Ballout by Signal Name (Sheet 12 of 24)**

EDS Signal	Pin
USB3Tp5	Y4
USB3Tp6	AB4
USBRBIAS	AP41
USBRBIAS#	AP40
V_PROC_IO	AP26
V_PROC_IO	L18
VCC	AA21
VCC	AA23
VCC	AA24
VCC	AC21
VCC	AC23
VCC	AC24
VCC	AC31
VCC	AF21
VCC	AF23
VCC	AF24
VCC	AF26
VCC	AF27
VCC	AF29
VCC	AF31
VCC	AG21
VCC	AG23
VCC	AG24
VCC	AG26
VCC	AG27
VCC	AG31
VCC	AL18
VCC	AL19
VCC	AL24
VCC	AL26
VCC	AL27
VCC	AL29
VCC	AL31
VCC	AL32
VCC	AW34
VCC	T21
VCC	T23


**Table 6-1. PCH Ballout by Signal Name  
(Sheet 13 of 24)**

EDS Signal	Pin
VCC	V21
VCC	V23
VCC	W21
VCC3_3	AP32
VCC3_3	J25
VCC3_3	T24
VCC3_3	T31
VCC3_3	V24
VCCASW	AA26
VCCASW	AA27
VCCASW	AA29
VCCASW	AC26
VCCASW	AC27
VCCASW	AC29
VCCASW	J27
VCCASW	T27
VCCASW	V26
VCCASW	V27
VCCASW	V29
VCCASW	V31
VCCASW	V32
VCCASW	W29
VCCASW	Y35
VCCAUSBPLL	AG29
VCCAUSBPLL	AJ29
VCCCLK	AL21
VCCCLK	AL23
VCCCLK	AM23
VCCCLK	AM24
VCCCLK	AM26
VCCCLK	AP21
VCCCLK	AP23
VCCCLK	AP24
VCCCLK	AU18
VCCCLK	AU21
VCCCLK	AU23
VCCCLK3_3	AP27

**Table 6-1. PCH Ballout by Signal Name  
(Sheet 14 of 24)**

EDS Signal	Pin
VCCCLK3_3	AP29
VCCCLK3_3	AU27
VCCCLK3_3	AU29
VCCCLK3_3	AU32
VCCCLK3_3	AV27
VCCCLK3_3	AV29
VCCCLK3_3	AV32
VCCDSW3_3	T32
VCCIO	AA12
VCCIO	AA18
VCCIO	AA19
VCCIO	AG18
VCCIO	AG19
VCCIO	AJ18
VCCIO	N12
VCCIO	T18
VCCIO	T19
VCCIO	V18
VCCIO	V19
VCCIO	V9
VCCRTC	N38
VCCSPI	T26
VCCST3_3	AJ15
VCCST3_3	AT46
VCCSUS3_3	AA31
VCCSUS3_3	AA32
VCCSUS3_3	AC18
VCCSUS3_3	AC19
VCCSUS3_3	AC32
VCCSUS3_3	AF32
VCCSUS3_3	AG32
VCCSUS3_3	AJ32
VCCSUS3_3	T35
VCCSUSHDA	AG38
VCCVRM	AA9
VCCVRM	AC15
VCCVRM	AP18



**Table 6-1. PCH Ballout by Signal Name (Sheet 15 of 24)**

EDS Signal	Pin
VCCVRM	AP19
VCCVRM	AP36
VCCVRM	AU15
VCCVRM	N9
VSS	A11
VSS	A15
VSS	A19
VSS	A23
VSS	A27
VSS	A29
VSS	A31
VSS	A35
VSS	A39
VSS	A4
VSS	A43
VSS	A45
VSS	A46
VSS	A48
VSS	A5
VSS	A7
VSS	AA1
VSS	AA10
VSS	AA3
VSS	AA43
VSS	AA44
VSS	AB46
VSS	AC10
VSS	AC3
VSS	AC49
VSS	AC6
VSS	AD18
VSS	AD19
VSS	AD21
VSS	AD23
VSS	AD24
VSS	AD26
VSS	AD27

**Table 6-1. PCH Ballout by Signal Name (Sheet 16 of 24)**

EDS Signal	Pin
VSS	AD29
VSS	AD31
VSS	AD32
VSS	AE1
VSS	AE12
VSS	AE15
VSS	AE3
VSS	AE35
VSS	AE38
VSS	AE41
VSS	AE44
VSS	AE6
VSS	AE9
VSS	AF46
VSS	AG1
VSS	AG3
VSS	AG47
VSS	AG49
VSS	AH48
VSS	AJ1
VSS	AJ10
VSS	AJ12
VSS	AJ14
VSS	AJ19
VSS	AJ21
VSS	AJ23
VSS	AJ24
VSS	AJ26
VSS	AJ27
VSS	AJ3
VSS	AJ31
VSS	AJ38
VSS	AJ6
VSS	AJ7
VSS	AJ9
VSS	AK12
VSS	AK15


**Table 6-1. PCH Ballout by Signal Name  
(Sheet 17 of 24)**

EDS Signal	Pin
VSS	AK35
VSS	AK38
VSS	AK41
VSS	AK44
VSS	AK46
VSS	AK6
VSS	AK9
VSS	AL1
VSS	AL3
VSS	AL49
VSS	AM14
VSS	AM15
VSS	AM18
VSS	AM19
VSS	AM21
VSS	AM27
VSS	AM29
VSS	AM31
VSS	AM32
VSS	AM38
VSS	AM9
VSS	AN1
VSS	AN3
VSS	AP10
VSS	AP15
VSS	AP31
VSS	AP35
VSS	AP38
VSS	AP46
VSS	AP6
VSS	AR1
VSS	AR3
VSS	AR49
VSS	AT12
VSS	AT15
VSS	AT35
VSS	AT38

**Table 6-1. PCH Ballout by Signal Name  
(Sheet 18 of 24)**

EDS Signal	Pin
VSS	AT41
VSS	AT44
VSS	AT48
VSS	AT6
VSS	AT9
VSS	AU1
VSS	AU14
VSS	AU3
VSS	AU35
VSS	AU36
VSS	AU38
VSS	AU40
VSS	AU41
VSS	AU47
VSS	AU49
VSS	AU9
VSS	AV18
VSS	AV20
VSS	AV21
VSS	AV23
VSS	AV25
VSS	AV30
VSS	AW1
VSS	AW16
VSS	AW18
VSS	AW21
VSS	AW27
VSS	AW29
VSS	AW3
VSS	AW38
VSS	AW43
VSS	AW47
VSS	AW49
VSS	B2
VSS	B22
VSS	B48
VSS	B49



**Table 6-1. PCH Ballout by Signal Name (Sheet 19 of 24)**

EDS Signal	Pin
VSS	BA1
VSS	BA14
VSS	BA16
VSS	BA20
VSS	BA21
VSS	BA25
VSS	BA27
VSS	BA29
VSS	BA3
VSS	BA30
VSS	BA32
VSS	BA36
VSS	BA38
VSS	BA41
VSS	BA43
VSS	BA47
VSS	BA49
VSS	BA9
VSS	BC1
VSS	BC12
VSS	BC27
VSS	BC3
VSS	BC39
VSS	BC44
VSS	BC47
VSS	BC49
VSS	BD12
VSS	BD14
VSS	BD18
VSS	BD20
VSS	BD25
VSS	BD27
VSS	BD30
VSS	BD34
VSS	BD36
VSS	BD39
VSS	BD41

**Table 6-1. PCH Ballout by Signal Name (Sheet 20 of 24)**

EDS Signal	Pin
VSS	BD44
VSS	BD6
VSS	BD9
VSS	BE1
VSS	BE49
VSS	BF1
VSS	BF18
VSS	BF4
VSS	BF44
VSS	BF46
VSS	BF48
VSS	BF49
VSS	BG11
VSS	BG13
VSS	BG15
VSS	BG17
VSS	BG19
VSS	BG21
VSS	BG23
VSS	BG25
VSS	BG27
VSS	BG29
VSS	BG31
VSS	BG33
VSS	BG35
VSS	BG37
VSS	BG39
VSS	BG41
VSS	BG43
VSS	BG7
VSS	BG9
VSS	BH1
VSS	BH18
VSS	BH2
VSS	BH4
VSS	BH48
VSS	BH49






**Table 6-1. PCH Ballout by Signal Name  
(Sheet 21 of 24)**

EDS Signal	Pin
VSS	BJ11
VSS	BJ13
VSS	BJ15
VSS	BJ19
VSS	BJ2
VSS	BJ23
VSS	BJ25
VSS	BJ31
VSS	BJ35
VSS	BJ39
VSS	BJ4
VSS	BJ41
VSS	BJ43
VSS	BJ46
VSS	BJ48
VSS	BJ5
VSS	BJ7
VSS	BJ9
VSS	C11
VSS	C13
VSS	C15
VSS	C17
VSS	C19
VSS	C21
VSS	C23
VSS	C7
VSS	C9
VSS	D1
VSS	D2
VSS	D22
VSS	D24
VSS	D28
VSS	D32
VSS	D36
VSS	D40
VSS	D44
VSS	D49

**Table 6-1. PCH Ballout by Signal Name  
(Sheet 22 of 24)**

EDS Signal	Pin
VSS	E1
VSS	E49
VSS	F14
VSS	F16
VSS	F20
VSS	F23
VSS	F25
VSS	F30
VSS	F36
VSS	F41
VSS	F46
VSS	F9
VSS	G1
VSS	G16
VSS	G3
VSS	G49
VSS	J1
VSS	J14
VSS	J20
VSS	J3
VSS	J30
VSS	J36
VSS	J41
VSS	J9
VSS	K46
VSS	L1
VSS	L3
VSS	L49
VSS	L7
VSS	M20
VSS	M25
VSS	M30
VSS	M32
VSS	N1
VSS	N3
VSS	N32
VSS	P12



**Table 6-1. PCH Ballout by Signal Name (Sheet 23 of 24)**

EDS Signal	Pin
VSS	P15
VSS	P35
VSS	P38
VSS	P41
VSS	P44
VSS	P46
VSS	P6
VSS	P9
VSS	R1
VSS	R3
VSS	R49
VSS	T10
VSS	T48
VSS	T6
VSS	U1
VSS	U3
VSS	U47
VSS	V14
VSS	V46
VSS	W1
VSS	W18
VSS	W19
VSS	W23
VSS	W24
VSS	W26
VSS	W27
VSS	W3
VSS	W31
VSS	W32
VSS	W47
VSS	W49
VSS	Y12
VSS	Y15
VSS	Y38
VSS	Y41
VSS	Y44
VSS	Y6

**Table 6-1. PCH Ballout by Signal Name (Sheet 24 of 24)**

EDS Signal	Pin
VSS	Y9
WAKE#	F44
XTAL25_IN	BA12
XTAL25_OUT	AW12



Figure 6-1. PCH Ballout (Top View - Upper Left)

		49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24
BH		VSS		VSS	NCTF/TP		VSS		VSS		VSS		VSS		VSS		VSS		VSS		VSS		MGPI07				
BH	VSS	VSS		NC_OUT_DETECT_3	NCTF/TP			SATA_T0X2		SATA_T0X1			SATALED0										MGPI05	PM_SYNC2	MGPI03		CLKOUT_P03
BG							VSS		VSS		VSS		VSS		VSS		VSS		VSS		VSS		MGPI04		MGPI01		CLKOUT_P04
BF	VSS	VSS		VSS				SATA_T0X2		SATA_T0X1																	
BE	VSS	SATA_T0X1																									
BD				SATA_T0P1		VSS	SATA_R0X2		VSS		VSS		VSS		VSS		VSS		VSS		VSS				VSS		VSS
BC	VSS		VSS		VSS		SATA_R0X1		VSS		VSS		VSS		VSS		VSS		VSS		VSS				VSS		
BB		SATA_T0X1		SATA_T0X0																							
BA	VSS		VSS		SATA_R0X1	VSS	VSS		VSS		VSS		VSS		VSS		VSS		NCTF/TP		VSS		VSS	VSS	VSS	VSS	VSS
AW		USB2n1		USB2p1																							
AV	VSS		VSS		SATA_R0X1	VSS																VCC			VSS		VSS
AV		USB2n3		USB2p3																							VSS
AU	VSS	VSS			SATA_R0X1	SATA_R0X2		VSS	VSS		VSS		VSS		VSS		VSS								VCC3_3		VSS
AT	VSS	VSS		VCC3_3		VSS			VSS		VSS		VSS		VSS		VSS										
AR	VSS		HDA_sdu																								
AP	VSS	HDA_sphc		VSS		USB2n3	USB2p3		USB2n4	USB2p4		VSS		VCC3_3	VSS							VCC3_3	VSS		VCC3_3	V_PPROC_ID	VCC3_3
AN	HDA_sdc	HDA_sdc	HDA_sdc																								VCC3_3
AM	GPI013		HDA_rfb		USB2n7	USB2p7		USB2n4	USB2p4		VSS																VCC3_3
AL	VSS	HDA_sdl																									VCC
AK		HDA_bck	VSS		VSS		VSS		VSS		VSS		VSS		VSS												VCC
AJ	GPI033		HDA_sdu		USB2n6	USB2p6		USB2n5	USB2p5		VSS		USB2n8	USB2p8		VCC3_3	VSS								VSS	VSS	VSS
AH	VSS		NCTF/TP																								
AG	VSS		VSS		USB2n5	USB2p5		USB2n2	USB2p2		VSS		USB2n1	USB2p1		VCC3_3	VSS							VCC	VCC		VCC

Figure 6-2. PCH Ballout (Top View - Lower Left)

AF		PIRQD#		VSS																		VCC3_3	VCC		VCC	VCC	VCC
AE	PIRQC#				VSS			VSS		VSS		VSS		VSS								VSS	VSS	VSS	VSS	VSS	VSS
AD				LRCLK																		VSS	VSS	VSS	VSS	VSS	VSS
AC	VSS		LAD2		USB2n12	USB2p12		USB2n11	USB2p11		USB2n10	USB2p10		DCPSU2								VCC3_3	VCC	VCCASW	VCCASW	VCCASW	VCC
AB				VSS																							VCC
AA	PIRQB#		PIRQA#		VSS	VSS		LRCLK	LAD0	LAD1	LAD3											VCC3_3	VCC3_3	VCCASW	VCCASW	VCCASW	VCC
Y					VSS																						VCC
W	VSS		VSS																								VSS
V			VSS																								VCC3_3
U			VSS																								VCC3_3
T	VSS		RTCK1																			VCC3_3	VCC3_3	VCC3_3	VCC3_3	VCC3_3	VCC3_3
R	VSS		RTCK2																								VCC3_3
P			VSS		VSS		VSS		VSS		VSS		VSS		VSS												VCC3_3
N																											VCC3_3
M																											VCC3_3
L	VSS																										VCC3_3
K			VSS																								VCC3_3
J																											VCC3_3
H																											VCC3_3
G	VSS																										VCC3_3
F			VSS																								VCC3_3
E	VSS																										VCC3_3
D	VSS		COC_OUT_DETECT_N		VSS				VSS		VSS		VSS		VSS		VSS		VSS		VSS		VSS		VSS		VSS
C																											VSS
B	VSS																										VSS
A	VSS		VSS	VSS	VSS																						VSS



Figure 6-3. PCH Ballout (Top View - Upper Right)

24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
VSS		CLKOUT_P D11		VSS		CLKOUTFL EX7		VSS		VSS		VSS		VSS		VSS		VSS		VSS		VSS		BJ
CLKOUT_P D13		CLKOUT_P D10		CLKOUT_G PB_PCIE_P		VSS		CLKOUT_P D12		CLKOUT_P D13		CLKOUT_G PB_PCIE_P		CLKOUT_P D11		CLKOUT_P D14		CLKOUT_P D15		VSS		VSS		BH
VSS		VSS		VSS		VSS		VSS		VSS		VSS		VSS		VSS		VSS		VSS		VSS		BG
CLKOUT_P D14		CLKOUT_P D12		CLKOUT_G PB_PCIE_N 2		VSS		CLKOUT_P D12		CLKOUT_P D13		CLKOUT_G PB_PCIE_N 0		CLKOUT_P D11		CLKOUT_P D14		CLKOUT_P D15		VSS		NC_DUT_DET ECT_2		BF
																						CLKOUT_D MI_N0		BE
																								BD
																								BC
																								BB
																								BA
																								AY
																								AW
																								AV
																								AU
																								AT
																								AR
																								AP
																								AN
																								AM
																								AL
																								AK
																								AJ
																								AH
																								AG

Figure 6-4. PCH Ballout (Top View - Lower Right)

VCC	VCC		VCC		D0PSUS3	D0PSUS3																			AF
VSS	VSS		VSS		VSS	VSS																			AE
VCC	VCC		VCC		VCC9B33	VCC9B33																			AD
VCC	VCC		VCC		VCCIO	VCCIO																			AC
VSS	VSS		VSS		VSS	VSS																			AB
VCC3_3	VCC		VCC		VCCIO	VCCIO																			AA
VSS	VSS		VSS		VSS	VSS																			AY
VCC3_3	VCC		VCC		VCCIO	VCCIO																			AW
VCC3_3	VCC		VCC		VCCIO	VCCIO																			AV
																									AU
																									AT
																									AR
																									AP
																									AN
																									AM
																									AL
																									AK
																									AJ
																									AH
																									AG

§



## 7 Package Information

---


### 7.1 PCH package

- FCBGA package
- Package size: 25 mm x 25 mm
- Z Height: 2.085 mm
- Ball Count: 836
- Ball pitch: 0.7 mm

The PCH package information is shown in Figure 7-1.

**Note:** All dimensions, unless otherwise specified, are in millimeters. Refer to the *Intel® C610 Series Chipset Thermal Mechanical Specification and Design Guide*, or *Intel® X99 Chipset Thermal Mechanical Specification and Design Guide* for more detailed PCH package information.

Figure 7-1. PCH Package Drawing





# 8 Electrical Characteristics

This chapter contains the DC characteristics for the PCH. Power management timing diagrams are included.

## 8.1 Thermal Specifications

### 8.1.1 PCH Storage Specifications and Thermal Design Power (TDP)

For PCH thermal information, refer to the *Intel® C610 Series Chipset Thermal Mechanical Specification and Design Guide*, or *Intel® X99 Chipset Thermal Mechanical Specification and Design Guide*.

## 8.2 Absolute Maximum Ratings

**Table 8-1. PCH Absolute Maximum Ratings**

Parameter	Maximum Limits
Voltage on any 3.3 V Pin with respect to Ground	-0.5 to $V_{cc3\_3} + 0.4$ V
Voltage on any 1.5 V Pin with respect to Ground	-0.5 to $V_{ccVRM} + 0.5$ V
Voltage on any 1.05 V Tolerant Pin with respect to Ground	-0.5 to $V_{cc} + 0.5$ V
1.05 V Supply Voltage with respect to VSS	-0.5 to 1.3 V
3.3 V Supply Voltage with respect to VSS	-0.5 to 3.7 V
V_PROC_IO Supply Voltage with respect to VSS	-0.5 to 1.3 V
1.5 V Supply Voltage for the analog PLL with respect to VSS	-0.5 to 1.65 V

**Table 8-1** specifies absolute maximum and minimum ratings. At conditions outside functional operation condition limits, but within absolute maximum and minimum ratings, neither functionality nor long-term reliability can be expected. If a device is returned to conditions within functional operation limits after having been subjected to conditions outside these limits (but within the absolute maximum and minimum ratings) the device may be functional, but with its lifetime degraded depending on exposure to conditions exceeding the functional operation condition limits.

At conditions exceeding absolute maximum and minimum ratings, neither functionality nor long-term reliability can be expected. Moreover, if a device is subjected to these conditions for any length of time, it will either not function or its reliability will be severely degraded when returned to conditions within the functional operating condition limits.

Although the PCH contains protective circuitry to resist damage from Electrostatic Discharge (ESD), precautions should always be taken to avoid high static voltages or electric fields.



### 8.3 PCH Power Supply Range

Table 8-2. PCH Power Supply Range

Power Supply	Minimum	Nominal	Maximum
1.0 V	0.95 V	1.00 V	1.05 V
1.05 V	0.998 V	1.05 V	1.10 V
1.5 V	1.43 V	1.50 V	1.58 V
3.3 V	3.14 V	3.30 V	3.47 V

**Note:** VccRTC can drop to 2.0V in G3 state. Refer to Table 8-6 for more details.

### 8.4 General DC Characteristics

Table 8-3. I<sub>CC</sub> Measurements

Voltage Rail	Voltage (V)	S0 Iccmax Current <sup>5</sup> (A)	TDC MAX <sup>6</sup> (A)	S0 Idle Current <sup>7,8</sup> (A)	Sx Iccmax Current <sup>7,8</sup> (A)	Sx Idle Current <sup>7,8</sup> (A)	G3
VCC	1.05	5.83	5.52	0.3	0	0	0
VCCCLK	1.05						
VCCIO	1.05						
VCCAUSBPLL	1.5/1.05						
VCCVRM	1.5	0.19	0.19	0.03	0	0	0
VCC3_3	3.3	0.2	0.05	0.01	0	0	0
VCCST3_3	3.3						0
VCCCLK3_3	3.3						0
V_PROC_IO	1.05/0.95	0.004	0.003	0	0	0	0
VCCASW	1.05	0.67	0.12	0.02	0.221	0	0
VCCSPI	3.3	0.02	0	0	0	0	0
VCCSUS3_3	3.3	0.27	0.04	0.01	0.026	0.026	0
VCCSUSHDA	3.3/1.5						0
VCCDSW3_3 <sup>4</sup>	3.3	0.02	0.015	1.5 mA	1.5 mA	1.5 mA	0
VCCRTC <sup>1,2,3</sup>	3.3	0.001	N/A <sup>3</sup>	N/A <sup>3</sup>	N/A <sup>3</sup>	N/A <sup>3</sup>	6 uA See notes 1, 2

**Notes:**

1. Icc (RTC) in G3 state shown is to provide an estimate of battery life.
2. Icc (RTC) data is taken with VccRTC at 3.0 V while the system is in a mechanical off (G3) state at room temperature.
3. When system is in a G3 state, VccRTC is generally supplied by the coin cell battery, but for S5 and above, it is generally VccSUS3\_3, the current is so small that we classify it as "N/A" under these conditions.
4. DeepSx Icc values can be derived by removing all Sx Iccmax and Icc Idle values except for VCCDSW3\_3.
5. S0 Iccmax Measurements taken at 100 °C and S0 Idle/Sx Iccmax/Sx Idle measurements taken at 50°C.
6. TDC currents represent steady-state consumption, by supply rail, for Full Feature TDP specifications.
7. If VCCSPI follows ASW well, the Iccmax and Icc Idle values will also be 0 in Sx/M3.
8. Sx/M3 Iccmax and Icc Idle values can be derived by removing VCCASW current in Sx.





**Table 8-4. Single-Ended Signal DC Characteristics as Inputs or Outputs (Sheet 1 of 5)**

Type	Symbol	Parameter	Min	Max	Unit	Notes
<b>Associated Signals:</b> CLKIN_PCILOOPBACK, GPIO15, GPIO27, GPIO28, GPIO32, GPIO72, GPIO33, LDRQ1#/GPIO23, LDRQ0#, LAD[3:0], LFRAME#, SERIRQ, GPIO8, GPIO47, GPIO56, GPIO44, GPIO45, GPIO46, LAN_PHY_PWR_CTRL/ GPIO12, SATA0GP/GPIO21, SATA1GP/GPIO19, SATA2GP/GPIO36, SATA3GP/GPIO37, SATA4GP/GPIO16, SATA5GP/ GPIO49, sSATA0GP, sSATA1GP, sSATA2GP, sSATA3GP, GPIO35/NMI#, GPIO73, GPIO18, GPIO20/SMI#, GPIO25, GPIO26, BMBUSY#/GPIO0, OC0#/GPIO59, OC1#/GPIO40, OC2#/GPIO41, OC3#/GPIO42, OC4#/GPIO43, OC5#/ GPIO09, OC6#/GPIO10, OC7#/GPIO14, PLTRST#, SPKR, PME#, SPI_CLK, SPI_CS0#, SPI_CS1#, SPI_CS2#, SPI_MISO, SPI_MOSI, SPI_IO2, SPI_IO3						
Input	VCC	Supply Voltage Reference	3.14	3.47	V	
	VHYS	Schmitt Trigger Hysteresis	250	—	mVpp	
	VIH	Input High Voltage	0.5 x VCC	VCC + 0.5	V	
	VIL	Input Low Voltage	-0.5	0.3 x VCC	V	
	IIL	Input Leakage Current	-10	10	uA	3
	CIN	Pin Input Capacitance	—	10	pF	4
Output	IOH	Output High Current	—	-0.5	mA	
	IOL	Output Low Current	—	1.5	mA	
	VOH	Output High Voltage	0.9 x VCC	VCC	V	1
	VOL	Output Low Voltage	—	0.1 x VCC	V	
<b>Associated Signals:</b> SATALED#, sSATALED#, SYS_RESET#, DRAMPWROK, GPIO24, GPIO34, GPIO57, GPIO51, GPIO54, GPIO52, GPIO53, GPIO50, RI#, GPIO61, SUSACK#, SUSCLK/GPIO62, SUSWARN#/GPIO30, WAKE#, GPIO31, SLP_A#, SLP_LAN#, SLP_S3#, SLP_S4#, SLP_S5#/GPIO63, SLP_SUS#, SLP_WLAN#/GPIO29, PWRBTN#, TACH1/ GPIO1, TACH0/GPIO17, TACH2/GPIO6, TACH3/GPIO7, TACH4/GPIO68, TACH5/GPIO69, TACH6/GPIO70, TACH7/ GPIO71, PIRQE#/GPIO2, PIRQF#/GPIO3, PIRQG#/GPIO4, PIRQH#/GPIO5, PIRQA#, PIRQB#, PIRQC#, PIRQD#, ADR_COMPLETE, MGPIO13, MGPIO14, MGPIO15, MGPIO16, MGPIO17						
Input	VCC	Supply Voltage Reference	3.14	3.47	V	
	VHYS	Schmitt Trigger Hysteresis	250	—	mVpp	
	VIH	Input High Voltage	2	VCC + 0.5	V	
	VIL	Input Low Voltage	-0.5	0.8	V	
	IIL	Input Leakage Current	-10	10	uA	
	CIN	Pin Input Capacitance	—	10	pF	
Output	IOH	Output High Current	—	-2	mA	
	IOL	Output Low Current	—	4.5	mA	
	VOH	Output High Voltage	VCC - 0.5	VCC	V	1
	VOL	Output Low Voltage	—	0.4	V	
<b>Associated Signals:</b> SCLOCK/GPIO22, sSCLOCK, SDATAOUT0/GPIO39, SDATAOUT1/GPIO48, SLOAD/GPIO38, sSLOAD, sDATAOUT0, sDATAOUT1, GPIO55						
Input	VCC	Supply Voltage Reference	3.14	3.47	V	
	VHYS	Schmitt Trigger Hysteresis	250	—	mVpp	
	VIH	Input High Voltage	2	VCC + 0.5	V	
	VIL	Input Low Voltage	-0.5	0.8	V	
	IIL	Input Leakage Current	-10	10	uA	
	CIN	Pin Input Capacitance	—	10	pF	
Output	IOH	Output High Current	—	-2	mA	
	IOL	Output Low Current	—	12	mA	
	VOH	Output High Voltage	2.4	VCC	V	1
	VOL	Output Low Voltage	—	0.4	V	



**Table 8-4. Single-Ended Signal DC Characteristics as Inputs or Outputs (Sheet 2 of 5)**

Type	Symbol	Parameter	Min	Max	Unit	Notes
<b>Associated Signals:</b> SMBALERT#/GPIO11, SMBCLK, SMBDATA, SML0ALERT#/GPIO60, SML0CLK, SML0DATA, SML1ALERT#/PCHHOT#/GPIO74, SML1CLK/GPIO58, SML1DATA/GPIO75, MEXP_SMBCLK[2:0], MEXP_SMBDATA[2:0]						2
Input	VCC	Supply Voltage Reference	3.14	3.47	V	
	VHYS	Schmitt Trigger Hysteresis	250	—	mVpp	
	VIH	Input High Voltage	2	VCC + 0.5	V	
	VIL	Input Low Voltage	-0.5	0.8	V	
	IIL	Input Leakage Current	-10	10	uA	
	CIN	Pin Input Capacitance	—	10	pF	
Output	IOH	Output High Current	—	-4	mA	
	IOL	Output Low Current	3	4	mA	
	VOH	Output High Voltage	2.4	VCC	V	1
	VOL	Output Low Voltage	—	0.4	V	
<b>Associated Signals:</b> PWM0, PWM1, PWM2, PWM3						2
Input	VCC	Supply Voltage Reference	3.14	3.47	V	
	VHYS	Schmitt Trigger Hysteresis	250	—	mVpp	
	VIH	Input High Voltage	2	VCC + 0.5	V	
	VIL	Input Low Voltage	-0.5	0.8	V	
	IIL	Input Leakage Current	-10	10	uA	
	CIN	Pin Input Capacitance	—	10	pF	
Output	IOH	Output High Current	—	—	mA	
	IOL	Output Low Current	—	8	mA	
	VOH	Output High Voltage	—	—	V	
	VOL	Output Low Voltage	—	0.4	V	
<b>Associated Signals:</b> REFCLK14IN						
	VIL_REFCLK14IN	Input Low Voltage	-0.5	0.8	V	
	VIH_REFCLK14IN	Input High Voltage	2.0	VCC + 0.5	V	
	IIL	Input Leakage Current	-10	10	uA	
<b>Associated Signals:</b> RCIN#, SYS_PWROK, APWROK						2
Input	VCC	Supply Voltage Reference	3.14	3.47	V	
	VHYS	Schmitt Trigger Hysteresis	250	—	mVpp	
	VIH	Input High Voltage	2.1	VCC + 0.5	V	
	VIL	Input Low Voltage	—	0.8	V	
	IIL	Input Leakage Current	-10	10	uA	
	CIN	Pin Input Capacitance	—	50	pF	



Table 8-4. Single-Ended Signal DC Characteristics as Inputs or Outputs (Sheet 3 of 5)

Type	Symbol	Parameter	Min	Max	Unit	Notes
<b>Associated Signals:</b> JTAG_TCK, JTAG_TDI, JTAG_TDO, JTAG_TMS						2
<b>Input</b>	VCC	Supply Voltage Reference	0.94	1.13	V	
	VHYS	Schmitt Trigger Hysteresis	250	—	mVpp	
	VIH	Input High Voltage	0.75	VCC + 0.5	V	
	VIL	Input Low Voltage	-0.5	0.3	V	
	IIL	Input Leakage Current	-10	10	uA	
	CIN	Pin Input Capacitance	—	10	pF	
<b>Output</b>	IOH	Output High Current	—	-0.5	mA	
	IOL	Output Low Current	—	0.5	mA	
	VOH	Output High Voltage	0.75	—	V	1
	VOL	Output Low Voltage	—	0.3	V	
<b>Associated Signals:</b> SST						2
<b>Input</b>	VCC	Supply Voltage Reference	1.43	1.58	V	
	VHYS	Schmitt Trigger Hysteresis	100	—	mVpp	
	VIH	Input High Voltage	1.1	—	V	
	VIL	Input Low Voltage	—	0.4	V	
	IIL	Input Leakage Current	-10	10	uA	
	CIN	Pin Input Capacitance	—	10	pF	
<b>Output</b>	IOH	Output High Current	-6	—	mA	
	IOL	Output Low Current	—	0.5	mA	
	VOH	Output High Voltage	1.1	—	V	1
	VOL	Output Low Voltage	—	0.4	V	
<b>Associated Signals:</b> PECl						2
<b>Input</b>	VCC	Supply Voltage Reference	0.9	1.15	V	7
	VHYS	Schmitt Trigger Hysteresis	0.1 x VCC	—	mVpp	
	Vn	Negative edge threshold voltage	0.275 x VCC	0.500 x VCC	V	
	Vp	Positive edge threshold voltage	0.550 x VCC	0.725 x VCC	V	
	VIN	Input Voltage Range	-0.15	VCC + 0.15	V	
	CIN	Pin Input Capacitance	—	10	pF	
<b>Output</b>	ISOURCE	Output High Source Current	-6	—	mA	1
	ISINK	Output Low Source Current	0.5	1.0	mA	
	VOH	Output High Voltage	0.75 x VCC	VCC	V	
	VOL	Output Low Voltage	—	0.25 x VCC	V	



**Table 8-4. Single-Ended Signal DC Characteristics as Inputs or Outputs (Sheet 4 of 5)**

Type	Symbol	Parameter	Min	Max	Unit	Notes
<b>Associated Signals:</b> PROCPWRGD, PLTRST_PROC#, PM_SYNC, PM_SYNC2, THRMTRIP#						2
<b>Input</b>	VCC	Supply Voltage Reference	0.9	1.15	V	
	V <sub>HYS</sub>	Schmitt Trigger Hysteresis	0.1 × V <sub>CC</sub>	—	mVpp	
	V <sub>IH</sub>	Input High Voltage	0.81 × V <sub>CC</sub>	—	V	
	V <sub>IL</sub>	Input Low Voltage	—	0.51 × V <sub>CC</sub>	V	
	I <sub>IL</sub>	Input Leakage Current	-10	10	uA	
	C <sub>IN</sub>	Pin Input Capacitance	—	10	pF	
<b>Output</b>	I <sub>OH</sub>	Output High Current	—	-3	mA	
	I <sub>OL</sub>	Output Low Current	—	3	mA	
	V <sub>OH</sub>	Output High Voltage	V <sub>CC</sub> - 0.3	V <sub>CC</sub>	V	1
	V <sub>OL</sub>	Output Low Voltage	—	0.255	V	
<b>Associated Signals:</b> HDA_RST#, HDA_SDI0, HDA_SDI1, HDA_SDI2, HDA_SDI3, HDA_SDO, HDA_SYNC, HDA_BCLK, GPIO13						2
<b>3.3 V Operation</b>						
<b>Input</b>	VCC	Supply Voltage Reference	3.0	3.6	V	
	L <sub>PIN</sub>	Input Pin Inductance	—	20	nH	
	V <sub>IH</sub>	Input High Voltage	0.65 × V <sub>CC</sub>	V <sub>CC</sub> + 0.5	V	
	V <sub>IL</sub>	Input Low Voltage	-0.5	0.35 × V <sub>CC</sub>	V	
	I <sub>IL</sub>	Input Leakage Current	-10	10	uA	
	C <sub>IN</sub>	Pin Input Capacitance	—	7.5	pF	
<b>Output</b>	I <sub>OH</sub>	Output High Current	—	-0.5	mA	
	I <sub>OL</sub>	Output Low Current	—	1.5	mA	
	V <sub>OH</sub>	Output High Voltage	0.9 × V <sub>CC</sub>	—	V	1
	V <sub>OL</sub>	Output Low Voltage	—	0.1 × V <sub>CC</sub>	V	
<b>1.5 V Operation</b>						
<b>Input</b>	VCC	Supply Voltage Reference	1.35	1.65	V	
	L <sub>PIN</sub>	Input Pin Inductance	—	20	nH	
	V <sub>IH</sub>	Input High Voltage	0.60 × V <sub>CC</sub>	V <sub>CC</sub> + 0.5	V	
	V <sub>IL</sub>	Input Low Voltage	-0.5	0.4 × V <sub>CC</sub>	V	
	I <sub>IL</sub>	Input Leakage Current	-10	10	uA	
	C <sub>IN</sub>	Pin Input Capacitance	—	7.5	pF	
<b>Output</b>	I <sub>OH</sub>	Output High Current	—	-0.5	mA	
	I <sub>OL</sub>	Output Low Current	—	1.5	mA	
	V <sub>OH</sub>	Output High Voltage	0.9 × V <sub>CC</sub>	—	V	1
	V <sub>OL</sub>	Output Low Voltage	—	0.1 × V <sub>CC</sub>	V	
<b>Associated Signals:</b> RSMRST#, INTVRMEN, SRTCST#, INTRUDER#, PCH_PWROK, DPWROK, DSWVRMEN						
V <sub>IL_RTC1</sub>	Input Low Voltage	-0.5	0.78	V		
V <sub>IH_RTC1</sub>	Input High Voltage	2.0	V <sub>CCRTC</sub> +0.5	V	6	
<b>Associated Signals:</b> RRTCST#						
V <sub>IL_RTC2</sub>	Input Low Voltage	-0.5	0.78	V		
V <sub>IH_RTC2</sub>	Input High Voltage	2.5	V <sub>CCRTC</sub> +0.5	V	6	
<b>Associated Signals:</b> RTCX1						
V <sub>IL_RTC3</sub>	Input Low Voltage	-0.5	0.1	V		
V <sub>IH_RTC3</sub>	Input High Voltage	0.8	1.2	V		



Table 8-4. Single-Ended Signal DC Characteristics as Inputs or Outputs (Sheet 5 of 5)

Type	Symbol	Parameter	Min	Max	Unit	Notes
<b>Associated Signals:</b> XTAL25_IN, XTAL25_OUT						
	VIL_XTAL25	Input Low Voltage	-0.25	0.15	V	
	VIH_XTAL25	Input High Voltage	0.7	1.2	V	
<b>Associated Signals:</b> CLKOUT_PCI[4:0], CLKOUTFLEX[3:0]						
	VOL_PCICLK	Input Low Voltage	—	0.4	V	
	VOH_PCICLK	Input High Voltage	2.4	—	V	
	I <sub>OH</sub>	Output High Current	—	-1	mA	
	I <sub>OL</sub>	Output Low Current	—	1	mA	

**Notes:**

1. The V<sub>OH</sub> specification does not apply to open-collector or open-drain drivers. Signals of this type must have an external pull-up resistor, and that's what determines the high-output voltage level. Refer to Chapter 2 for details on signal types.
2. Input characteristics apply when a signal is configured as Input or to signals that are only Inputs. Output characteristics apply when a signal is configured as an Output or to signals that are only Outputs. Refer to Chapter 2 for details on signal types.
3. PME# Input Current Leakage is 1uA max
4. CLKIN\_PCILoopBACK has a pin capacitance in the range of 1pF to 12pF.
5. Only applies to FAST MODE (400 kbits/s).
6. VCCRTC is the voltage applied to the VCCRTC well of the PCH. When the system is in a G3 state, this is generally supplied by the coin cell battery, but for S5 and greater, this is generally VCCSUS3\_3.
7. V<sub>CC</sub> is V<sub>PROC\_IO</sub>.
8. SPI electrical DC specification is listed in [Table 8-7](#) and [Table 8-1](#).



**Table 8-5. Differential Signal DC Characteristics (Sheet 1 of 4)**

Symbol	Parameter	Min	Max	Unit	Notes
<b>Associated Signals:</b> PETp[8:1], PETn[8:1], PERp[8:1], PERn[8:1]					
<b>Generation 1</b>					
VTX-DIFF P-P	Differential Peak to Peak Output Voltage	0.8	1.2	V	1
VTX-DIFF P-P - Low	Low power differential Peak to Peak Output Voltage	0.4	1.2	V	
VTX_CM-ACp	TX AC Common Mode Output Voltage (2.5GT/s)	—	20	mV	
ZTX-DIFF-DC	DC Differential TX Impedance	80	120	Ω	
VRX-DIFF p-p	Differential Input Peak to Peak Voltage	0.175	1.2	V	1
VRX_CM-ACp	AC peak Common Mode Input Voltage	—	150	mV	
<b>Generation 2</b>					
VTX-DIFF P-P	Differential Peak to Peak Output Voltage	0.8	1.2	V	1
VTX-DIFF P-P - Low	Low power differential Peak to Peak Output Voltage	0.8	1.2	V	
VTX_CM-ACp-p	TX AC Common Mode Output Voltage (5GT/s)	—	100	mV	
ZTX-DIFF-DC	DC Differential TX Impedance	—	120	Ω	
VRX-DIFF p-p	Differential Input Peak to Peak Voltage	0.1	1.2	V	1
VRX_CM-ACp	AC peak Common Mode Input Voltage	—	150	mV	
<b>Associated Signals:</b> USB3R[N/P][6:1], USB3T[N/P][6:1]					
VTX-DIFF-PP	Differential Peak to Peak Output Voltage	0.8	1.2	V	
VTX-DIFF P-P - Low	Low power differential Peak to Peak Output Voltage	0.4	1.2	V	8



Table 8-5. Differential Signal DC Characteristics (Sheet 2 of 4)

Symbol	Parameter	Min	Max	Unit	Notes
<b>Associated Signals:</b> DMI_TX[P/N]_[3:0], DMI_RX[P/N]_[3:0]					
<b>Generation 1</b>					
VTX-DIFF P-P	Differential Peak to Peak Output Voltage	0.4	0.6	V	
VTX-DIFF P-P - Low	Low power differential Peak to Peak Output Voltage	0.4	0.6	V	
VTX_CM-ACp	TX AC Common Mode Output Voltage (2.5GT/s)	—	20	mV	
ZTX-DIFF-DC	DC Differential TX Impedance	80	120	Ω	
VRX-DIFF p-p	Differential Input Peak to Peak Voltage	0.175	1.2	V	
VRX_CM-ACp	AC peak Common Mode Input Voltage	—	150	mV	
<b>Generation 2</b>					
VTX-DIFF P-P	Differential Peak to Peak Output Voltage	0.4	0.6	V	
VTX-DIFF P-P - Low	Low power differential Peak to Peak Output Voltage	0.4	0.6	V	
VTX_CM-Acp-p	TX AC Common Mode Output Voltage (5 GT/s)	—	100	mV	
ZTX-DIFF-DC	DC Differential TX Impedance	—	120	Ω	
VRX-DIFF p-p	Differential Input Peak to Peak Voltage	0.1	1.2	V	
VRX_CM-ACp	AC peak Common Mode Input Voltage	—	150	mV	



**Table 8-5. Differential Signal DC Characteristics (Sheet 3 of 4)**

Symbol	Parameter	Min	Max	Unit	Notes
<b>Associated Signals:</b> SATA_RXN[5:0], SATA_RXP[5:0], SATA_TXN[5:0], SATA_TXP[5:0], sSATA_RXN[3:0], sSATA_RXP[3:0], sSATA_TXN[3:0], sSATA_TXP[3:0]					
VIMIN10- Gen1i	Minimum Input Voltage - 1.5 Gb/s internal SATA	325	—	mVdiff p-p	2
VIMAX10-Gen1i	Maximum Input Voltage - 1.5 Gb/s internal SATA	—	600	mVdiff p-p	2
VIMIN10-Gen1m	Minimum Input Voltage - 1.5 Gb/s eSATA	240	—	mVdiff p-p	2
VIMAX10-Gen1m	Maximum Input Voltage - 1.5 Gb/s eSATA	—	600	mVdiff p-p	2
VIMIN10-Gen2i	Minimum Input Voltage - 3.0 Gb/s internal SATA	275	—	mVdiff p-p	2
VIMAX10-Gen2i	Maximum Input Voltage - 3.0 Gb/s internal SATA	—	750	mVdiff p-p	2
VIMIN10-Gen2m	Minimum Input Voltage - 3.0 Gb/s eSATA	240	—	mVdiff p-p	2
VIMAX10-Gen2m	Maximum Input Voltage - 3.0 Gb/s eSATA	—	750	mVdiff p-p	2
VIMIN10-Gen3i	Minimum Input Voltage - 6.0 Gb/s internal SATA	240	—	mVdiff p-p	2
VIMAX10-Gen3i	Maximum Input Voltage - 6.0 Gb/s internal SATA	—	1000	mVdiff p-p	2
VOMIN7-Gen1i,m	Minimum Output Voltage 1.5 Gb/s eSATA	400	—	mVdiff p-p	3
VOMAX7-Gen1i,m	Maximum Output Voltage 1.5 Gb/s eSATA	—	600	mVdiff p-p	3
VOMIN7-Gen2i,m	Minimum Output Voltage 3.0 Gb/s internal SATA	400	—	mVdiff p-p	3
VOMAX7-Gen2i,m	Maximum Output Voltage 3.0 Gb/s internal SATA	—	700	mVdiff p-p	3
VOMIN7-Gen3i	Minimum Output Voltage 6.0 Gb/s internal SATA	200	—	mVdiff p-p	3
VOMAX7-Gen3i	Maximum Output Voltage 6.0 Gb/s internal SATA	—	900	mVdiff p-p	3





Table 8-5. Differential Signal DC Characteristics (Sheet 4 of 4)

Symbol	Parameter	Min	Max	Unit	Notes
<b>Associated Signals:</b> USB2n[13:0], USB2p[13:0]					
VDI	Differential Input Sensitivity - classic mode	0.2	—	V	4, 6
VCM	Differential Common Mode Range - classic mode	0.8	2.5	V	5, 6
VSE	Single-Ended Receiver Threshold - classic mode	0.8	2	V	6
VCRS	Output Signal Crossover Voltage - classic mode	1.3	2	V	6
VHSSQ	HS Squelch Detection Threshold - HS mode	100	150	mV	7
VHSDSC	HS Disconnect Detection Threshold - HS mode	525	625	mV	7
VHSCM	HS Data Signaling Common Mode Voltage Range - HS mode	-50	500	mV	7
VHSOI	HS Idle Level -HS mode	-10	10	mV	7
VHSOH	HS Data Signaling High -HS mode	360	440	mV	7
VHSOL	HS Data Signaling Low -HS mode	-10	10	mV	7
VCHIRPJ	Chirp J Level -HS mode	700	1100	mV	7
VCHIRPK	Chirp K Level -HS mode	-900	-500	mV	7
VOL	Output Low Voltage	—	0.4	V	6
VOH	Output High Voltage	3.3 V - 0.5	—	V	6
<b>Associated Signals:</b> CLKIN_CPY_[P,N], CLKIN_DOT96[P,N], CLKIN_SATA_[P,N], CLKIN_sSATA[P,N]					
VIL	Input Low Voltage	-0.3		V	9
VIH	Input High Voltage		1.15	V	9
V_CLKIN_swing	Differential Voltage Swing	300		mV	
V_CLKIN_cross	Clock Cross-Over Point	300	550	mV	9

**Notes:**

1. PCI Express mVdiff p-p = 2\*|PETp[x] - PETn[x]|; PCI Express mVdiff p-p = 2\*|PERp[x] - PERn[x]|
2. SATA Vdiff, RX (V<sub>IMAX</sub>/V<sub>IMIN</sub>) is measured at the SATA connector on the receiver side (generally, the motherboard connector), where SATA mVdiff p-p = 2\*|SATA[x]RXP - SATA[x]RXN|.
3. SATA Vdiff, tx (V<sub>OMIN</sub>/V<sub>OMAX</sub>) is measured at the SATA connector on the transmit side (generally, the motherboard connector), where SATA mVdiff p-p = 2\*|SATA[x]TXP - SATA[x]TXN|
4. V<sub>DI</sub> = |USBp[x] - USBn[x]|
5. Includes VDI range
6. Applies to Low-Speed/Full-Speed USB
7. Applies to High-Speed USB 2.0
8. USB 3.0 mVdiff p-p = 2\*|USB3Rp[x] - USB3Rn[x]|; USB 3.0 mVdiff p-p = 2\*|USB3Tp[x] - USB3Tn[x]|
9. Measurement taken from single ended waveform on a component test board



**Table 8-6. Other DC Characteristics**

Symbol	Parameter	Min	Nom	Max	Unit	Notes
V_PROC_IO	Processor I/F	.903	0.95	.995	V	1, 2
V_PROC_IO	Processor I/F	.998	1.05	1.10	V	1, 2
Vcc3_3	I/O Buffer Voltage	3.14	3.3	3.47	V	1
VCCST3_3	I/O Buffer Voltage	3.14	3.3	3.47	V	1
VccVRM	Internal PLL and VRMs	1.455	1.5	1.545	V	1, 3
VccSus3_3	Suspend Well I/O Buffer Voltage	3.14	3.3	3.47	V	1
VccIO	Core Well I/O buffers	.998	1.05	1.10	V	1
VccSPI	3.3 V Supply for SPI Controller Logic	3.14	3.3	3.47	V	1
VccASW	1.05 V Supply for Intel ME and Integrated LAN	.998	1.05	1.10	V	1
VccRTC (G3-S0)	Battery Voltage	2.0	—	3.47	V	1, 4, 5
VccSusHDA	High Definition Audio Controller Suspend Voltage	3.14	3.3	3.47	V	1
VccSusHDA (low voltage)	High Definition Audio Controller Low Voltage Mode Suspend Voltage	1.43	1.5	1.58	V	1
VccDSW3_3	3.3 V supply for Deep Sx wells	3.14	3.3	3.47		1

**Notes:**


1. The I/O buffer supply voltage is measured at the PCH package pins. The tolerances shown in Table 8-6 are inclusive of all noise from DC up to 20 MHz. In testing, the voltage rails should be measured with a bandwidth limited oscilloscope that has a rolloff of 3 dB/decade above 20 MHz.
2. Select V\_PROC\_IO as 1.05V to pair with Intel® Xeon® Processor E5 v3 Product Family. Includes only DC tolerance. AC tolerance will be 2% in addition to this range.
3. VccRTC nominal voltage is between minimum and maximum.
4. Maximum Equal Serial Resistance (ESR) of RTC Crystal is 50 KΩ.

**Table 8-7. SPI Electrical DC Specifications**

Parameter	SPI Interface	Figure
<b>Associated Signals:</b> SPI_CLK, SPI_CS0#, SPI_CS1#, SPI_CS2#, SPI_MISO, SPI_MOSI, SPI_IO2, SPI_IO3		8-1
Power Supply Voltage (Vcc)	3.3 V typical	
V <sub>IH</sub>	0.7 X Vcc	
V <sub>IL</sub>	0.3 X Vcc	
Over-shoot	3.7 V	
Under-shoot	- 0.5 V	



Figure 8-1. SPI Signal Analysis



## 8.5 Power Sequencing and Reset Signal Timings

Table 8-8. Power Sequencing and Reset Signal Timings (Sheet 1 of 2)

Sym	Parameter	Min	Max	Units	Notes	Fig
t200	VccRTC active to RTCRST# de-assertion	9	—	ms	26	8-2, 8-3
t200a	RTCRST# de-assertion to DPWROK high	1	—	ms		8-2, 8-3
t200b	VccDSW3_3 active to DPWROK high	10	—	ms		8-2, 8-3
t200c	VccDSW3_3 active to VccSus3_3 active	0	—	ms		8-2, 8-3
t201	VccSUS active to RSMRST# de-assertion	10	—	ms	1	8-2, 8-3
t202	DPWROK high to SLP_SUS# de-assertion	95	—	ms	2, 3	8-2, 8-3
t202a	RSMRST# and SLP_SUS# de-assertion to SUSCLK toggling	5	—	ms	3, 4	8-2, 8-3
t203	SLP_S5# high to SLP_S4# high	30	—	µs	5, 29	8-4
t204	SLP_S4# high to SLP_S3# high	30	—	µs	6	8-4
t205a	Vcc active to PCH_PWROK high	5	—	ms	7, 13	
t205b	PCH_PWROK high to PLTRST# de-assertion	99	—	ms	24	
t206	PCH_PWROK deglitch time	1	—	ms	8	
t207	VccASW active to APWROK high	1	—	ms		
t208	PCH_PWROK high to PCH clock outputs stable	1	—	ms	9	
t209	PCH clock output stable to PROCPWRGD high	1	—	ms		
t212	APWROK high to SPI Soft Strap Reads	500	—	µs	22	
t217	PLTRST# active to PROCPWRGD inactive	30	—	µs		8-7
t218	PROCPWRGD inactive to clocks invalid	10	—	µs		8-7
t219	Clocks invalid to SLP_S3# assertion	1	—	µs		8-7
t220	SLP_S3# low to SLP_S4# low	30	—	µs		8-7
t221	SLP_S4# low to SLP_S5# low	30	—	µs		8-7
t222	SLP_S3# active to PCH_PWROK de-asserted	0	—	µs		8-7
t223	PCH_PWROK rising to DRAMPWROK rising	0	—	µs		8-9
t224	DRAMPWROK falling to SLP_S4# falling	-100	—	ns	11, 23	8-9
t225	VccRTC active to VccDSW3_3 active	0	—	ms	1, 12	8-3
t226	RTCRST# de-assertion to RSMRST# de-assertion	20	—	ns		8-3
t227	VccSus active to VccASW active	0	—	ms	1	
t229	VccASW active to Vcc active	0	—	ms		
t230	APWROK high to PCH_PWROK high	0	—	ms		
t231	PCH_PWROK low to Vcc falling	40	—	ns	13, 14, 15, 16, 27, 28	



Table 8-8. Power Sequencing and Reset Signal Timings (Sheet 2 of 2)

Sym	Parameter	Min	Max	Units	Notes	Fig
t232	APWROK falling to VccASW falling	40	—	ns	15, 16, 27, 28	
t233	SLP_S3# assertion to Vcc core rail falling	5	—	µs	13, 14	
t234	DPWROK falling to VccDSW3_3 rail falling	40		ns	15, 16, 27, 28	8-8
t235	RSMRST# assertion to VccSUS rail falling	40	—	ns	1, 15, 16, 27, 28	8-8
t236	RTCST# de-assertion to VccRTC rail falling	0	—	ms		8-8
t237	SLP_LAN# (or LANPHYPC) rising to Intel LAN Phy power high and stable	—	20	ms		
t238	DPWROK falling to any of VccDSW3_3, VccSUS, VccASW, or Vcc falling	70	—	ns	1, 13, 15, 16, 27, 28	
t241	VccSus supplies active to Vcc supplies active	0	—	ms	1, 13	
t242	HDA_RST# active low pulse width	1	—	µs		
t244	VccSus active to SLP_S5#, SLP_S4#, SLP_S3#, SUS_STAT#, PLTRST# and PCIRST# valid	—	50	ns	21	
t246	S4 Wake Event to SLP_S4# inactive (S4 Wake)	See Note Below			5	
t247	S3 Wake Event to SLP_S3# inactive (S3 Wake)	See Note Below			6	
t251	RSMRST# de-assertion to APWROK assertion	0	—	ms		
t252	THRMTRIP# active to SLP_S3#, SLP_S4#, SLP_S5# active	—	175	ns		
t253	RSMRST# rising edge transition from 20% to 80%	—	50	µs		
t254	RSMRST# falling edge transition	—	50	µs	18, 19	
t255	DPWROK rising edge transition from 20% to 80%	—	50	µs		
t256	DPWROK falling edge transition	—	50	µs	19, 20	
t257	Power cycle duration for a global reset other than G3 or Deep Sx. Also the duration of a host reset with power cycle.	4-5	—	sec	25	

## Power Sequencing and Reset Signal Timings

Sym	Parameter	Min	Max	Units	Notes	Fig
t200	VccRTC active to RTCST# de-assertion	9	—	ms	26	8-2, 8-3
t200a	RTCST# de-assertion to DPWROK high	1	—	ms		8-2, 8-3
t200b	VccDSW3_3 active to DPWROK high	10	—	ms		8-2, 8-3
t200c	VccDSW3_3 active to VccSus3_3 active	0	—	ms		8-2, 8-3
t201	VccSUS active to RSMRST# de-assertion	10	—	ms	1	8-2, 8-3



Sym	Parameter	Min	Max	Units	Notes	Fig
t202	DPWROK high to SLP_SUS# de-assertion	95	—	ms	2, 3	8-2, 8-3
t202a	RSMRST# and SLP_SUS# de-assertion to SUSCLK toggling	5	—	ms	3, 4	8-2, 8-3
t203	SLP_S5# high to SLP_S4# high	30	—	µs	5, 29	8-4
t204	SLP_S4# high to SLP_S3# high	30	—	µs	6	8-4
t205a	Vcc active to PCH_PWROK high	5	—	ms	7, 13	
t205b	PCH_PWROK high to PLTRST# de-assertion	99	—	ms	24	
t206	PCH_PWROK deglitch time	1	—	ms	8	
t207	VccASW active to APWROK high	1	—	ms		
t208	PCH_PWROK high to PCH clock outputs stable	1	—	ms	9	
t209	PCH clock output stable to PROCPWRGD high	1	—	ms		
t212	APWROK high to SPI Soft Strap Reads	500	—	µs	22	
t217	PLTRST# active to PROCPWRGD inactive	30	—	µs		8-7
t218	PROCPWRGD inactive to clocks invalid	10	—	µs		8-7
t219	Clocks invalid to SLP_S3# assertion	1	—	µs		8-7
t220	SLP_S3# low to SLP_S4# low	30	—	µs		8-7
t221	SLP_S4# low to SLP_S5# low	30	—	µs		8-7
t222	SLP_S3# active to PCH_PWROK de-asserted	0	—	µs		8-7
t223	PCH_PWROK rising to DRAMPWROK rising	0	—	µs		8-9
t224	DRAMPWROK falling to SLP_S4# falling	-100	—	ns	11, 23	8-9
t225	VccRTC active to VccDSW3_3 active	0	—	ms	1, 12	8-3
t226	RTCST# de-assertion to RSMRST# de-assertion	20	—	ns		8-3
t227	VccSus active to VccASW active	0	—	ms	1	
t229	VccASW active to Vcc active	0	—	ms		
t230	APWROK high to PCH_PWROK high	0	—	ms		
t231	PCH_PWROK low to Vcc falling	40	—	ns	13, 14, 15, 16, 27, 28	
t232	APWROK falling to VccASW falling	40	—	ns	15, 16, 27, 28	
t233	SLP_S3# assertion to Vcc core rail falling	5	—	µs	13, 14	
t234	DPWROK falling to VccDSW3_3 rail falling	40	—	ns	15, 16, 27, 28	8-8
t235	RSMRST# assertion to VccSUS rail falling	40	—	ns	1, 15, 16, 27, 28	8-8
t236	RTCST# de-assertion to VccRTC rail falling	0	—	ms		8-8
t237	SLP_LAN# (or LANPHYPC) rising to Intel LAN Phy power high and stable	—	20	ms		
t238	DPWROK falling to any of VccDSW3_3, VccSUS, VccASW, or Vcc falling	70	—	ns	1, 13, 15, 16, 27, 28	
t241	VccSus supplies active to Vcc supplies active	0	—	ms	1, 13	
t242	HDA_RST# active low pulse width	1	—	µs		



Sym	Parameter	Min	Max	Units	Notes	Fig
t244	VccSus active to SLP_S5#, SLP_S4#, SLP_S3#, SUS_STAT#, PLTRST# and PCIRST# valid	—	50	ns	21	
t246	S4 Wake Event to SLP_S4# inactive (S4 Wake)	See Note Below			5	
t247	S3 Wake Event to SLP_S3# inactive (S3 Wake)	See Note Below			6	
t251	RSMRST# de-assertion to APWROK assertion	0	—	ms		
t252	THRMTRIP# active to SLP_S3#, SLP_S4#, SLP_S5# active	—	175	ns		
t253	RSMRST# rising edge transition from 20% to 80%	—	50	μs		
t254	RSMRST# falling edge transition	—	50	μs	18, 19	
t255	DPWROK rising edge transition from 20% to 80%	—	50	μs		
t256	DPWROK falling edge transition	—	50	μs	19, 20	
t257	Power cycle duration for a global reset other than G3 or Deep Sx. Also the duration of a host reset with power cycle.	4-5	—	sec	25	


**Notes:**

- VccSus supplies include VccSus3\_3, and VccSusHDA.
- This timing is a nominal value counted using RTC clock. If RTC clock isn't already stable at the rising edge of RSMRST#, this timing could be shorter or longer than the specified value.
- Platforms not supporting Deep Sx will typically have SLP\_SUS# left as no connect. Hence DPWROK high and RSMRST# de-assertion to SUSCLK toggling would be t202+t202a=100 ms minimum.
- Platforms supporting Deep Sx will have SLP\_SUS# de-assert prior to RSMRST#. Platforms not supporting Deep Sx will have RSMRST# de-assert prior to SLP\_SUS#.
- Dependency on SLP\_S4# and SLP\_A# stretching
- Dependency on SLP\_S3# and SLP\_A# stretching
- It is required that the power rails associated with PCI/PCIe (typically the 3.3 V, 5 V, and 12 V core well rails) have been valid for 99 ms after PCH\_PWROK assertion in order to comply with the 100 ms PCI/PCIe 2.0 specification on PLTRST# de-assertion. System designers must ensure the requirement is met on the platforms.
- Ensure PCH\_PWROK is a solid logic '1' before proceeding with the boot sequence. Note: If PCH\_PWROK drops after t206 it will be considered a power failure.
- Timing is dependant on whether 25 MHz crystal is stable by the time PCH\_PWROK is high.
- Requires SPI messaging to be completed.
- The negative min timing implies that DRAMPWROK must either fall before SLP\_S4# or within 100 ns after it.
- The VccDSW3\_3 supplies must never be active while the VccRTC supply is inactive.
- Vcc includes VccIO, Vcc, Vcc3\_3, VCCST3\_3, VCCCLK, VccCLK3\_3, VccVRM, and VccASW (if Intel ME only powered in S0).
- A Power rail is considered to be inactive when the rail is at its nominal voltage minus 5% or less.
- Board design may meet (t231 AND t232 AND t234 AND t235) OR (t238).
- The definition of rail falling for this timing requirement is as follows: 1) VCCDSW3\_3 and VCCSUS3\_3 is 2.9V; 2) VCCASW and DCPSUS\* (in external suspend VR mode) is 0.92V; 3) VCC is 0.99V.
- If RTC clock is not already stable at RSMRST# rising edge, this time may be longer.
- RSMRST# falling edge must transition to 0.8 V or less before VccSus3\_3 drops to 2.9 V
- The 50 μs should be measured from Vih to Vil (2 V to 0.78 V).
- DPWROK falling edge must transition to 0.8V or less before VccDSW3\_3 drops to 2.9V
- This is an internal timing showing when the signals (SLP\_S5#, SLP\_S4#, SLP\_S3#, and PLTRST#) are valid after VccSus rail is Active.
- APWROK high to SPI Soft Strap Read is an internal PCH timing. The timing cannot be measured externally and included here for general power sequencing reference.
- If Deep Sx was entered from S3. SLP\_S4# will remain high while DRAMPWROK is undriven.
- Timing enabled through soft strap. If T205b is not enabled, the platform is responsible for controlling the assertion timing of PCH\_PWROK and SYS\_PWROK in such a way that it satisfies the PCIe timing requirement of power stable to reset de-assertion.
- Programmable via PM\_CFG.PWR\_CYC\_DUR. Default is 4-5 seconds.
- Measured from VCCRTC-10% to RTCRST# reaching 0.55\*VCCRTC. VCCRTC is defined as the final settling voltage that the rail ramps.
- Requirement applies to power failure and surprise power down scenario.

- 28. Ensure respective PWROK signals (PCH\_PWROK, APWROK and RSMRST#) toggle appropriately during normal power state transition (for example S0->Sx->S0, S0->Deep Sx->S0, etc.) even if the supply voltage does not drop below the specified value. Use of the stretch registers can be used to achieve this.
- 29. Timing does not apply after Deep Sx exit when Intel ME has configured SLP\_S5# and/or SLP\_S4# to rise with SLP\_A#.

## 8.6 Power Management Timing Diagrams

Figure 8-2. G3 w/RTC Loss to S4/S5 (With Deep Sx Support) Timing Diagram



**Note:** VCCSUS rail ramps up later in comparison to VCCDSW due to assumption that SLP\_SUS# is used to control power to VCCSUS.

Figure 8-3. G3 w/RTC Loss to S4/S5 (Without Deep Sx Support) Timing Diagram








Figure 8-4. S5 to S0 Timing Diagram




Figure 8-5. S3/M3 to S0 Timing Diagram





Figure 8-6. S5/Moff - S5/M3 Timing Diagram









Figure 8-7. S0 to S5 Timing Diagram



**Figure 8-8. S3/S4/S5 to Deep Sx to G3 w/ RTC Loss Timing Diagram**



**Figure 8-9. DRAMPWROK Timing Diagram**



## 8.7 Timing Diagrams

Figure 8-10. PCH Test Load




Figure 8-11. PCH Suspend Well Ramp Up/Down Requirement






Figure 8-12. Sequencing Requirements between PCH VCCSUS (1.05V) and External USB VBUS



**Note:** Adjust VBUS and external VCCSUS3\_3 to meet the sequencing requirements. VCCSUS refers to 1.05V suspend power DCPSUS1/2/3 supplied by internal VRs.

**Figure 8-13. Sequencing Requirements between PCH VCC3\_3, VCCST3\_3 and VCC Core Rail**



**Figure 8-14. Special Timing Sequencing Requirements between PCH VCC3\_3, VCCST3\_3 and VCC Core Rail**







Figure 8-15. Sequencing Requirements Between PCH VCC1\_5 and VCC Core Rail





## 8.8 Sequencing Rails Within The Same Well

**Table 8-9. Suspend Well Voltage Ramp Up/Down Requirements**

Voltage Rail 1	Voltage Rail 2	Power Up Requirement	Power Down Requirement
VCCSUS3_3	DCPSUS1, DCPSUS2, DCPSUS3	VCCSUS3_3 must be powered up before DCPSUS*, or not more than 0.7V below DCPSUS* while the two rails ramp up.	VCCSUS3_3 must be powered down after DCPSUS*, or not more than 0.7V below DCPSUS* while the two rails ramp down.
VCCSUS	Platform USB Vbus	VCCSUS ramps up before Vbus reaches 1.05V while ramping up.	VCCSUS ramps down after Vbus reaches 1.05V while ramping down.

**Notes:**

1. In internal VR mode, the PCH will meet this timing.
2. VCCSUS means DCPSUS1, DCPSUS2, DCPSUS3

**Table 8-10. Core Well Voltage Ramp Up/Down Requirements**

Voltage Rail 1	Voltage Rail 2	Power Up Requirement	Power Down Requirement
VCC (1.05V)	VCC3_3 (3.3V) <sup>1</sup>  All VCC3_3 and VCCST3_3 pins are tied together.	Preferred Option: - VCC powers up before VCC3_3  Alternative Option: - VCC3_3 may power up before VCC, but VCC must ramp up to 0.6V within 25ms of VCC3_3 ramping to 2.6V.	Preferred Option: - VCC powers down after VCC3_3  Alternative Option: - VCC may power down before VCC3_3, but VCC3_3 must ramp down to 2.6V within 35ms assuming a linear ramp.
VCC (1.05V)	VCC3_3, VCCST3_3 (3.3V) <sup>2</sup>  VCC3_3 pins are separated with VCCST3_3, only VCCST3_3 needs to meet the timing sequencing.	VCC3_3 rail to be powered on/off without any sequencing requirements relative to the VCC rail.  Preferred Option: - VCC powers up before VCCST3_3  Alternative Option: - VCCST3_3 may power up before VCC, but VCC must ramp up to 0.6V within 25ms of VCCST3_3 ramping to 2.6V.	VCC3_3 rail to be powered on/off without any sequencing requirements relative to the VCC rail.  Preferred Option: - VCC powers down after VCCST3_3  Alternative Option: - VCC may power down before VCCST3_3, but VCCST3_3 must ramp down to 2.6V within 35ms assuming a linear ramp.
VCC (1.05V)	VCC1_5 (1.5V) <sup>3</sup>	Preferred Option: - VCC powers up before VCC1_5  Alternative Option: - VCC1_5 may power up before VCC, but VCC must ramp up to 0.6V within 25ms of VCC1_5 ramping to 1.35V.	Preferred Option: - VCC powers down after VCC1_5  Alternative Option: - VCC may power down before VCC1_5, but VCC1_5 must ramp down to 1.35V within 35ms assuming a linear ramp.

**Notes:**

1. Row 1 is the requirements for the case that all VCC3\_3 and VCCST3\_3 pins are tied together. Both VCC3\_3 and VCCST3\_3 need to meet special timing sequencing. VCC3\_3 in this row includes VCC3\_3, VCCST3\_3 and VCCCLK3\_3.
2. Row 2 is the requirements if VCC3\_3 pins are separated with VCCST3\_3 pins. For platform hard to provide VCCST3\_3 timing together with VCC3\_3, then board designer has option to have separated power rail for VCCST3\_3 and need to meet the special timing sequencing requirement as [Figure 8-14](#).
3. VCC1\_5 means VCCVRM






**Table 8-25. CLKOUT\_PCIE\_[P,N][7:0], CLKOUT\_GPB\_PCIE\_[P:N][2:0], CLKOUT\_DMI\_[P,N][1:0], CLKOUT\_ITPXD\_[P,N] Periods with Spread Spectrum Clocking (SSC)**

Measurement Window								
SSC	1 clock	1 $\mu$ s	0.1s	0.1s	0.1s	1 $\mu$ s	1 clock	Units
	-Jitter c-c Absolute PerMin	- SSC Short-Term AveMin	- ppm Long-Term AveMin	Ideal Period Nominal	+ ppm Long Term AveMax	+ SSC Short-Term AveMax	+Jitter c-c Absolute PerMax	
SSC Off	9.84900	N/A	9.99900	10.00000	10.00100	N/A	10.15100	ns
SSC On	9.84900	9.99900	10.02406	10.02506	10.02607	10.05126	10.20126	ns

**Notes:**

- SSC is Spread Spectrum Clocking. CLKOUT\_PCIE and CLKOUT\_DMI provide BCLK{0/1} for the processor core clock frequency.
- Ideal Period Nominal:** This is as an ideal reference target (0 ppm) to use for calculating the rest of the period measurement values.
- 0.1-second Measurement Window (frequency counter):** A valuable measurement done using a frequency counter to determine near DC average frequency (filtering out all jitter including SSC and cycle to cycle). This is used to determine if the system has a frequency static offset caused usually by incorrect crystal, crystal loading, or incorrect clock configuration.
- 1.0- $\mu$ s Measurement Window (scope):** This measurement is only used in conjunction with clock post processing software (for example, Jit3 Advanced) with "filters = LPF 3RD order 1-MHz pole" to filter out high frequency jitter (FM) and shows the underlying SSC profile. The numbers here bound the SSC Min/Max excursions (SSC magnitude).
- 1 Clock (No Filter):** Any 1 Period measured with a scope. It is measured on a real time Oscilloscope using no filters, a simple period measurement (or a Jit3 period measurement which is more accurate), and provides absolute Min/Max timing information.





## 9 Register and Memory Mapping

The PCH contains registers that are located in the processor's I/O space and memory space and sets of PCI configuration registers that are located in PCI configuration space. This chapter describes the PCH I/O and memory maps at the register-set level. Register access is also described. Register-level address maps and Individual register bit descriptions are provided in the following chapters. The following notations and definitions are used in the register/instruction description chapters.

**Note:**

All Chipset Registers are located in the core well unless otherwise indicated.

<b>RO</b>	Read Only. In some cases, if a register is read only, writes to this register location have no effect. However, in other cases, two separate registers are located at the same location where a read accesses one of the registers and a write accesses the other register. See the I/O and memory map tables for details.
<b>WO</b>	Write Only. In some cases, if a register is write only, reads to this register location have no effect. However, in other cases, two separate registers are located at the same location where a read accesses one of the registers and a write accesses the other register. See the I/O and memory map tables for details.
<b>R/W</b>	Read/Write. A register with this attribute can be read and written.
<b>R/WC</b>	Read/Write Clear. A register bit with this attribute can be read and written. However, a write of 1 clears (sets to 0) the corresponding bit and a write of 0 has no effect.
<b>R/WO</b>	Read/Write-Once. A register bit with this attribute can be written only once after power up. After the first write, the bit becomes read only.
<b>R/WL</b>	Read/Write Lockable. A register bit with the attribute can be read at any time but writes may only occur if the associated lock bit is set to unlock. If the associated lock bit is set to lock, this register bit becomes RO unless otherwise indicated.
<b>RW1L</b>	Readable bit field. Write 1 will lock it, write 0 has no effect. It needs a reset to return to 0.
<b>R/WLO</b>	Read/Write, Lock-Once. A register bit with this attribute can be written to the non-locked value multiple times, but to the locked value only once. After the locked value has been written, the bit becomes read only.
<b>R/W/SN</b>	Read/Write register initial value loaded from NVM.
<b>Reserved</b>	The value of reserved bits must never be changed. For details see <a href="#">Section 9.2</a> .
<b>Default</b>	When the PCH is reset, it sets its registers to predetermined default states. It is the responsibility of the system initialization software to determine configuration, operating parameters, and optional system features that are applicable, and to program the PCH registers accordingly.
<b>Bold</b>	Register bits that are highlighted in bold text indicate that the bit is implemented in the PCH. Register bits that are not implemented or are hardwired will remain in plain text.



## 9.1 PCI Devices and Functions

The PCH incorporates a variety of PCI devices and functions, as shown in [Table 9-1](#).

If for some reason, the particular system platform does not want to support any one of the Device Functions, with the exception of D30:F0, can individually be disabled. The integrated Gigabit Ethernet controller will be disabled if no Platform LAN Connect component is detected (See [Section 5.4](#)). When a function is disabled, it does not appear at all to the software. A disabled function will not respond to any register reads or writes, insuring that these devices appear hidden to software.

**Note:** In the normal platform, M will equal 0. For some server platforms, it may be desirable to have multiple PCHs in the system which means some PCH's may reside on a bus greater than 0.

**Table 9-1. PCI Devices and Functions**

Bus:Device:Function	Function Description
Bus M: Device 31:Function 0	LPC Controller <sup>1</sup>
Bus M: Device 31:Function 2	SATA Controller #1
Bus M: Device 31:Function 3	SMBus Controller
Bus M: Device 31:Function 5	SATA Controller #2 <sup>2</sup>
Bus M: Device 31:Function 6	Thermal Subsystem
Bus M: Device 29:Function 0 <sup>3</sup>	USB EHCI Controller #1
Bus M: Device 26:Function 0 <sup>3</sup>	USB EHCI Controller #2
Bus M: Device 28:Function 0	PCI Express* Port 1
Bus M: Device 28:Function 1	PCI Express Port 2
Bus M: Device 28:Function 2	PCI Express Port 3
Bus M: Device 28:Function 3	PCI Express Port 4
Bus M: Device 28:Function 4	PCI Express Port 5
Bus M: Device 28:Function 5	PCI Express Port 6
Bus M: Device 28:Function 6	PCI Express Port 7
Bus M: Device 28:Function 7	PCI Express Port 8
Bus M: Device 27:Function 0	Intel <sup>®</sup> High Definition Audio Controller
Bus M: Device 25:Function 0	Gigabit Ethernet Controller
Bus M: Device 22:Function 0	Intel ME Interface #1
Bus M: Device 22:Function 1	Intel ME Interface #2
Bus M: Device 22:Function 2	IDE-R
Bus M: Device 22:Function 3	KT
Bus M: Device 20:Function 0	xHCI Controller
Bus M: Device 17:Function 0	SPSR
Bus M: Device 17:Function 1	MS SMBus0
Bus M: Device 17:Function 2	MS SMBus1
Bus M: Device 17:Function 3	MS SMBus2
Bus M: Device 17:Function 4	sSATA

**Notes:**

1. The PCI-to-LPC bridge contains registers that control LPC, Power Management, System Management, GPIO, Processor Interface, RTC, Interrupts, Timers, and DMA.
2. SATA controller 2 (D31:F5) is only visible when D31:F2 CC.SCC=01h.
3. Prior to BIOS initialization of the PCH USB subsystem, the EHCI controllers will appear as Function 7. After BIOS initialization, the EHCI controllers will be Function 0.
4. This table shows the default PCI Express Function Number-to-Root Port mapping. Function numbers for a given root port are assignable through the "Root Port Function Number and Hide for PCI Express Root Ports" register (RCBA+0404h).



## 9.2 PCI Configuration Map

Each PCI function on the PCH has a set of PCI configuration registers. The register address map tables for these register sets are included at the beginning of the chapter for the particular function.

Configuration Space registers are accessed through configuration cycles on the PCI bus by the Host bridge using configuration mechanism #1 detailed in the *PCI Local Bus Specification, Revision 2.3*.

Some of the PCI registers contain reserved bits. Software must deal correctly with fields that are reserved. On reads, software must use appropriate masks to extract the defined bits and not rely on reserved bits being any particular value. On writes, software must ensure that the values of reserved bit positions are preserved. That is, the values of reserved bit positions must first be read, merged with the new values for other bit positions and then written back. Note the software does not need to perform read, merge, write operation for the configuration address register.

In addition to reserved bits within a register, the configuration space contains reserved locations. Software should not write to reserved PCI configuration locations in the device-specific region (above address offset 3Fh).

## 9.3 I/O Map

The I/O map is divided into Fixed and Variable address ranges. Fixed ranges cannot be moved, but in some cases can be disabled. Variable ranges can be moved and can also be disabled.

### 9.3.1 Fixed I/O Address Ranges

Table 9-2 shows the Fixed I/O decode ranges from the processor perspective. Note that for each I/O range, there may be separate behavior for reads and writes. DMI (Direct Media Interface) cycles that go to target ranges that are marked as "Reserved" will not be decoded by the PCH, and will be passed to PCI unless the Subtractive Decode Policy bit is set (D31:F0:Offset 42h, bit 0). If a PCI master targets one of the fixed I/O target ranges, it will be positively decoded by the PCH in medium speed.

Address ranges that are not listed or marked "Reserved" are **not** decoded by the PCH (unless assigned to one of the variable ranges).



**Table 9-2. Fixed I/O Ranges Decoded by PCH (Sheet 1 of 2)**

I/O Address	Read Target	Write Target	Internal Unit
00h–08h	DMA Controller	DMA Controller	DMA
09h–0Eh	RESERVED	DMA Controller	DMA
0Fh	DMA Controller	DMA Controller	DMA
10h–18h	DMA Controller	DMA Controller	DMA
19h–1Eh	RESERVED	DMA Controller	DMA
1Fh	DMA Controller	DMA Controller	DMA
20h–21h	Interrupt Controller	Interrupt Controller	Interrupt
24h–25h	Interrupt Controller	Interrupt Controller	Interrupt
28h–29h	Interrupt Controller	Interrupt Controller	Interrupt
2Ch–2Dh	Interrupt Controller	Interrupt Controller	Interrupt
2Eh–2Fh	LPC SIO	LPC SIO	Forwarded to LPC
30h–31h	Interrupt Controller	Interrupt Controller	Interrupt
34h–35h	Interrupt Controller	Interrupt Controller	Interrupt
38h–39h	Interrupt Controller	Interrupt Controller	Interrupt
3Ch–3Dh	Interrupt Controller	Interrupt Controller	Interrupt
40h–42h	Timer/Counter	Timer/Counter	PIT (8254)
43h	RESERVED	Timer/Counter	PIT
4Eh–4Fh	LPC SIO	LPC SIO	Forwarded to LPC
50h–52h	Timer/Counter	Timer/Counter	PIT
53h	RESERVED	Timer/Counter	PIT
60h	Microcontroller	Microcontroller	Forwarded to LPC
61h	NMI Controller	NMI Controller	Processor I/F
62h	Microcontroller	Microcontroller	Forwarded to LPC
64h	Microcontroller	Microcontroller	Forwarded to LPC
66h	Microcontroller	Microcontroller	Forwarded to LPC
70h	RESERVED <sup>1</sup>	NMI and RTC Controller	RTC
71h	RTC Controller	RTC Controller	RTC
72h	RTC Controller	NMI and RTC Controller	RTC
73h	RTC Controller	RTC Controller	RTC
74h	RTC Controller	NMI and RTC Controller	RTC
75h	RTC Controller	RTC Controller	RTC
76h	RTC Controller	NMI and RTC Controller	RTC
77h	RTC Controller	RTC Controller	RTC
80h	DMA Controller, LPC, PCI, or PCIe	DMA Controller and LPC, PCI, or PCIe	DMA
81h–83h	DMA Controller	DMA Controller	DMA
84h–86h	DMA Controller	DMA Controller and LPC, PCI, or PCIe	DMA
87h	DMA Controller	DMA Controller	DMA
88h	DMA Controller	DMA Controller and LPC, PCI, or PCIe	DMA
89h–8Bh	DMA Controller	DMA Controller	DMA
8Ch–8Eh	DMA Controller	DMA Controller and LPC, PCI, or PCIe	DMA
8Fh	DMA Controller	DMA Controller	DMA
90h–91h	DMA Controller	DMA Controller	DMA
92h	Reset Generator	Reset Generator	Processor I/F



Table 9-2. Fixed I/O Ranges Decoded by PCH (Sheet 2 of 2)

I/O Address	Read Target	Write Target	Internal Unit
93h–9Fh	DMA Controller	DMA Controller	DMA
A0h–A1h	Interrupt Controller	Interrupt Controller	Interrupt
A4h–A5h	Interrupt Controller	Interrupt Controller	Interrupt
A8h–A9h	Interrupt Controller	Interrupt Controller	Interrupt
ACh–ADh	Interrupt Controller	Interrupt Controller	Interrupt
B0h–B1h	Interrupt Controller	Interrupt Controller	Interrupt
B2h–B3h	Power Management	Power Management	Power Management
B4h–B5h	Interrupt Controller	Interrupt Controller	Interrupt
B8h–B9h	Interrupt Controller	Interrupt Controller	Interrupt
BCh–BDh	Interrupt Controller	Interrupt Controller	Interrupt
C0h–D1h	DMA Controller	DMA Controller	DMA
D2h–DDh	RESERVED	DMA Controller	DMA
DEh–DFh	DMA Controller	DMA Controller	DMA
F0h	FERR# / Interrupt Controller	FERR# / Interrupt Controller	Processor I/F
170h–177h	SATA Controller, PCI, or PCIe	SATA Controller, PCI, or PCIe	SATA
1F0h–1F7h	SATA Controller, PCI, or PCIe	SATA Controller, PCI, or PCIe	SATA
200h–207h	Gameport Low	Gameport Low	Forwarded to LPC
208h–20Fh	Gameport High	Gameport High	Forwarded to LPC
376h	SATA Controller, PCI, or PCIe	SATA Controller, PCI, or PCIe	SATA
3F6h	SATA Controller, PCI, or PCIe	SATA Controller, PCI, or PCIe	SATA
4D0h–4D1h	Interrupt Controller	Interrupt Controller	Interrupt
CF9h	Reset Generator	Reset Generator	Processor I/F

**Note:**

1. See [Section 12.8.2](#)



### 9.3.2 Variable I/O Decode Ranges

Table 9-3 shows the Variable I/O Decode Ranges. They are set using Base Address Registers (BARs) or other configuration bits in the various PCI configuration spaces. The PNP software (PCI or ACPI) can use their configuration mechanisms to set and adjust these values.

**Warning:** The Variable I/O Ranges should not be set to conflict with the Fixed I/O Ranges. Unpredictable results if the configuration software allows conflicts to occur. The PCH does not perform any checks for conflicts.

**Table 9-3. Variable I/O Decode Ranges**

Range Name	Mappable	Size (Bytes)	Target
ACPI	Anywhere in 64 KB I/O Space	64	Power Management
IDE Bus Master	Anywhere in 64 KB I/O Space	1. 16 or 32 2. 16	1. SATA Host Controller #1, #2 2. sSATA Host Controller 3. IDE-R
Native IDE Command	Anywhere in 64 KB I/O Space <sup>1</sup>	8	1. SATA Host Controller #1, #2 2. IDE-R
Native IDE Control	Anywhere in 64 KB I/O Space <sup>1</sup>	4	1. SATA Host Controller #1, #2 2. IDE-R
SATA Index/Data Pair	Anywhere in 64 KB I/O Space	16	SATA Host Controller #1, #2
Native IDE Command (sSATA)	Anywhere in 64 KB I/O Space <sup>1</sup>	8	1. sSATA Host Controller 2. IDE-R
Native IDE Control_(sSATA)	Anywhere in 64 KB I/O Space <sup>1</sup>	4	1. sSATA Host Controller 2. IDE-R
sSATA Index/Data Pair	Anywhere in 64 KB I/O Space	16	sSATA Host Controller
SMBus	Anywhere in 64 KB I/O Space	32	SMB Unit
MSSMBus0	Anywhere in 64 KB I/O Space	16	MS SMBus0
MSSMBus1	Anywhere in 64 KB I/O Space	16	MS SMBus1
MSSMBus2	Anywhere in 64 KB I/O Space	16	MS SMBus2
TCO	96 Bytes above ACPI Base	32	TCO Unit
GPIO	Anywhere in 64 KB I/O Space	128	GPIO Unit
Parallel Port	3 Ranges in 64 KB I/O Space	8 <sup>3</sup>	LPC Peripheral
Serial Port 1	8 Ranges in 64 KB I/O Space	8	LPC Peripheral
Serial Port 2	8 Ranges in 64 KB I/O Space	8	LPC Peripheral
Floppy Disk Controller	2 Ranges in 64 KB I/O Space	8	LPC Peripheral
LAN	Anywhere in 64 KB I/O Space	32 <sup>2</sup>	LAN Unit
LPC Generic 1	Anywhere in 64 KB I/O Space	4 to 256	LPC Peripheral
LPC Generic 2	Anywhere in 64 KB I/O Space	4 to 256	LPC Peripheral
LPC Generic 3	Anywhere in 64 KB I/O Space	4 to 256	LPC Peripheral
LPC Generic 4	Anywhere in 64 KB I/O Space	4 to 256	LPC Peripheral
I/O Trapping Ranges	Anywhere in 64 KB I/O Space	1 to 256	Trap on Backbone
PCI Bridge	Anywhere in 64 KB I/O Space	I/O Base/ Limit	PCI Bridge
PCI Express Root Ports	Anywhere in 64 KB I/O Space	I/O Base/ Limit	PCI Express Root Ports 1-8
KT	Anywhere in 64 KB I/O Space	8	KT



**Notes:**

1. All ranges are decoded directly from DMI. The I/O cycles will not be seen on PCI, except the range associated with PCI bridge.
2. The LAN range is typically not used, as the registers can also be accessed via a memory space.
3. There is also an alias 400h above the parallel port range that is used for ECP parallel ports.

## 9.4 Memory Map

Table 9-4 shows (from the processor perspective) the memory ranges that the PCH decodes. Cycles that arrive from DMI that are not directed to any of the internal memory targets that decode directly from DMI will be driven out on PCI unless the Subtractive Decode Policy bit is set (D31:F0:Offset 42h, bit 0).

PCI cycles generated by external PCI masters will be positively decoded unless they fall in the PCI-to-PCI bridge memory forwarding ranges (those addresses are reserved for PCI peer-to-peer traffic). If the cycle is not in the internal LAN controller's range, it will be forwarded up to DMI. Software must not attempt locks to the PCH memory-mapped I/O ranges for EHCI and HPET. If attempted, the lock is not honored which means potential deadlock conditions may occur.

**Table 9-4. Memory Decode Ranges from Processor Perspective (Sheet 1 of 3)**

Memory Range	Target	Dependency/Comments
0000 0000h–000D FFFFh 0010 0000h–TOM (Top of Memory)	Main Memory	TOM registers in Host controller
000E 0000h–000E FFFFh	LPC or SPI	Bit 6 in BIOS Decode Enable register is set
000F 0000h–000F FFFFh	LPC or SPI	Bit 7 in BIOS Decode Enable register is set
FEC_ _000h–FEC_ _040h	IO(x) APIC inside PCH	_ _ is controlled using APIC Range Select (ASEL) field and APIC Enable (AEN) bit
FEC1 0000h–FEC1 7FFF	PCI Express* Port 1	PCI Express* Root Port 1 I/OxAPIC Enable (PAE) set
FEC1 8000h–FEC1 FFFFh	PCI Express* Port 2	PCI Express* Root Port 2 I/OxAPIC Enable (PAE) set
FEC2 0000h–FEC2 7FFFh	PCI Express* Port 3	PCI Express* Root Port 3 I/OxAPIC Enable (PAE) set
FEC2 8000h–FEC2 FFFFh	PCI Express* Port 4	PCI Express* Root Port 4 I/OxAPIC Enable (PAE) set
FEC3 0000h–FEC3 7FFFh	PCI Express* Port 5	PCI Express* Root Port 5 I/OxAPIC Enable (PAE) set
FEC3 8000h–FEC3 FFFFh	PCI Express* Port 6	PCI Express* Root Port 6 I/OxAPIC Enable (PAE) set
FEC4 0000h–FEC4 7FFF	PCI Express* Port 7	PCI Express* Root Port 7 I/OxAPIC Enable (PAE) set
FEC4 8000h–FEC4 FFFF	PCI Express* Port 8	PCI Express* Root Port 8 I/OxAPIC Enable (PAE) set
FFC0 0000h–FFC7 FFFFh FF80 0000h–FF87 FFFFh	LPC or SPI (or PCI) <sup>2</sup>	Bit 8 in BIOS Decode Enable register is set
FFC8 0000h–FFCF FFFFh FF88 0000h–FF8F FFFFh	LPC or SPI (or PCI) <sup>2</sup>	Bit 9 in BIOS Decode Enable register is set
FFD0 0000h–FFD7 FFFFh FF90 0000h–FF97 FFFFh	LPC or SPI (or PCI) <sup>2</sup>	Bit 10 in BIOS Decode Enable register is set
FFD8 0000h–FFDF FFFFh FF98 0000h–FF9F FFFFh	LPC or SPI (or PCI) <sup>2</sup>	Bit 11 in BIOS Decode Enable register is set
FFE0 000h–FFE7 FFFFh FFA0 0000h–FFA7 FFFFh	LPC or SPI (or PCI) <sup>2</sup>	Bit 12 in BIOS Decode Enable register is set
FFE8 0000h–FFEF FFFFh FFA8 0000h–FFAF FFFFh	LPC or SPI (or PCI) <sup>2</sup>	Bit 13 in BIOS Decode Enable register is set
FFF0 0000h–FFF7 FFFFh FFB0 0000h–FFB7 FFFFh	LPC or SPI (or PCI) <sup>2</sup>	Bit 14 in BIOS Decode Enable register is set



**Table 9-4. Memory Decode Ranges from Processor Perspective (Sheet 2 of 3)**

Memory Range	Target	Dependency/Comments
FFF8 0000h–FFFF FFFFh FFB8 0000h–FFBF FFFFh	LPC or SPI (or PCI) <sup>2</sup>	Always enabled. The top two 64 KB blocks of this range can be swapped, as described in <a href="#">Section 9.4.1</a> .
FF70 0000h–FF7F FFFFh FF30 0000h–FF3F FFFFh	LPC or SPI (or PCI) <sup>2</sup>	Bit 3 in BIOS Decode Enable register is set
FF60 0000h–FF6F FFFFh FF20 0000h–FF2F FFFFh	LPC or SPI (or PCI) <sup>2</sup>	Bit 2 in BIOS Decode Enable register is set
FF50 0000h–FF5F FFFFh FF10 0000h–FF1F FFFFh	LPC or SPI (or PCI) <sup>2</sup>	Bit 1 in BIOS Decode Enable register is set
FF40 0000h–FF4F FFFFh FF00 0000h–FF0F FFFFh	LPC or SPI (or PCI) <sup>2</sup>	Bit 0 in BIOS Decode Enable register is set
128 KB anywhere in 4 GB range	Integrated LAN Controller	Enable using BAR in D25:F0 (Integrated LAN Controller MBARA)
4 KB anywhere in 4 GB range	Integrated LAN Controller	Enable using BAR in D25:F0 (Integrated LAN Controller MBARB)
1 KB anywhere in 4 GB range	USB EHCI Controller #1 <sup>1</sup>	Enable using standard PCI mechanism (D29:F0)
1 KB anywhere in 4 GB range	USB EHCI Controller #2 <sup>1</sup>	Enable using standard PCI mechanism (D26:F0)
64 KB anywhere in 4 GB range	USB xHCI Controller	Enable using standard PCI mechanism (D20:F0)
16 KB anywhere in 64-bit addressing space	Intel <sup>®</sup> High Definition Audio Host Controller	Enable using standard PCI mechanism (D27:F0)
FED0 X000h–FED0 X3FFh	High Precision Event Timers <sub>1</sub>	BIOS determines the “fixed” location which is one of four, 1-KB ranges where X (in the first column) is 0h, 1h, 2h, or 3h.
FED4 0000h–FED4 FFFFh	TPM on LPC	None
Memory Base/Limit anywhere in 4 GB range	PCI Bridge	Enable via standard PCI mechanism (D30:F0)
Prefetchable Memory Base/Limit anywhere in 64-bit address range	PCI Bridge	Enable via standard PCI mechanism (D30:F0)
64 KB anywhere in 4 GB range	LPC	LPC Generic Memory Range. Enable via setting bit[0] of the LPC Generic Memory Range register (D31:F0:offset 98h).
32 Bytes anywhere in 64-bit address range	SMBus	Enable via standard PCI mechanism (D31:F3)
2 KB anywhere above 64 KB to 4 GB range	SATA Host Controller #1	AHCI memory-mapped registers. Enable via standard PCI mechanism (D31:F2)
2 KB anywhere above 64 KB to 4 GB range	sSATA Host Controller	AHCI memory-mapped registers. Enable via standard PCI mechanism (D17:F4)
Memory Base/Limit anywhere in 4 GB range	PCI Express Root Ports 1-8	Enable via standard PCI mechanism (D28: F 0-7)
Prefetchable Memory Base/Limit anywhere in 64-bit address range	PCI Express Root Ports 1-8	Enable via standard PCI mechanism (D28:F 0-7)
4 KB anywhere in 64-bit address range	Thermal Reporting	Enable via standard PCI mechanism (D31:F6 TBAR/TBARH)
4 KB anywhere in 64-bit address range	Thermal Reporting	Enable via standard PCI mechanism (D31:F6 TBARB/TBARBH)
16 Bytes anywhere in 64-bit address range	Intel ME Interface #1, #2	Enable via standard PCI mechanism (D22:F 1:0)
4 KB anywhere in 4 GB range	KT	Enable via standard PCI mechanism (D22:F3)
16 KB anywhere in 4 GB range	Root Complex Register Block (RCRB)	Enable via setting bit[0] of the Root Complex Base Address register (D31:F0:offset F0h).
Up to 16 MB anywhere in 32-bit address range	SPSR	Enable via standard PCI mechanism (D17:F0)



**Table 9-4. Memory Decode Ranges from Processor Perspective (Sheet 3 of 3)**

Memory Range	Target	Dependency/Comments
4 KB anywhere in 32-bit address range	MS SMBus0	Enable via standard PCI mechanism (D17:F1)
16 Bytes anywhere in 32-bit address range	MS SMBus1	Enable via standard PCI mechanism (D17:F2)
16 Bytes anywhere in 32-bit address range	MS SMBus2	Enable via standard PCI mechanism (D17:F3)

**Notes:**

1. Software must not attempt locks to memory mapped I/O ranges for USB EHCI or High Precision Event Timers. If attempted, the lock is not honored, which means potential deadlock conditions may occur.
2. PCI is the target when the Boot BIOS Destination selection bits are set to 10b (Chipset Config Registers:Offset 3401 bits 11:10). When PCI selected, the Firmware Hub Decode Enable bits have no effect.

### 9.4.1 Boot-Block Update Scheme

The PCH supports a “top-block swap” mode that has the PCH swap the top block in the FWH or SPI flash (the boot-block) with another location. This allows for safe update of the boot-block (even if a power failure occurs). When the “Top Swap” Enable bit is set, the PCH will invert A16 for cycles going to the upper two 64 KB blocks in the FWH or appropriate address lines as selected in BIOS Boot-Block size soft strap for SPI.

Specifically for FHW, in this mode accesses to FFFF\_0000h–FFFF\_FFFFh are directed to FFFE\_0000h–FFFE\_FFFFh and vice versa. When the Top Swap Enable bit is 0, the PCH will not invert A16.

Specifically for SPI, in this mode the “Top-Block Swap” behavior is as described below. When the Top Swap Enable bit is 0, the PCH will not invert any address bit.

**Table 9-5. SPI Mode Address Swapping**

BIOS Boot-Block size Value	Accesses to	Being Directed to
000 (64 KB)	FFFF_0000h–FFFF_FFFFh	FFFE_0000h–FFFE_FFFFh and vice versa
001 (128 KB)	FFFE_0000h–FFFF_FFFFh	FFFC_0000h–FFFD_FFFFh and vice versa
010 (256 KB)	FFFC_0000h–FFFF_FFFFh	FFF8_0000h–FFF7_FFFFh and vice versa
011 (512 KB)	FFF8_0000h–FFFF_FFFFh	FFF0_0000h–FFF7_FFFFh and vice versa
100 (1 MB)	FFF0_0000h–FFFF_FFFFh	FFE0_0000h–FFE7_FFFFh and vice versa
101–111	Reserved	Reserved

This bit is automatically set to 0 by RTCRST#, but not by PLTRST#.

The scheme is based on the concept that the top block is reserved as the “boot” block, and the block immediately below the top block is reserved for doing boot-block updates.

The algorithm is:

1. Software copies the top block to the block immediately below the top
2. Software checks that the copied block is correct. This could be done by performing a checksum calculation.



3. Software sets the Top Swap bit. This will invert the appropriate address bits for the cycles going to the FWH or SPI.
4. Software erases the top block
5. Software writes the new top block
6. Software checks the new top block
7. Software clears the Top Swap bit

If a power failure occurs at any point after step 3, the system will be able to boot from the copy of the boot-block that is stored in the block below the top. This is because the Top Swap bit is backed in the RTC well.

**Note:** The top-block swap mode may be forced by an external strapping option (See [Section 2.15](#)). When top-block swap mode is forced in this manner, the Top Swap bit cannot be cleared by software. A re-boot with the strap removed will be required to exit a forced top-block swap mode.

**Note:** Top-block swap mode only affects accesses to the Firmware Hub space, not feature space for FWH.

**Note:** The top-block swap mode has no effect on accesses below FFFE\_0000h for FWH.

## §



# 10 Chipset Configuration Registers

This section describes all registers and base functionality that is related to chipset configuration and not a specific interface (such as LPC, USB, or PCI Express\*). It contains the root complex register block that describes the behavior of the upstream internal link.

This block is mapped into memory space, using the Root Complex Base Address (RCBA) register of the PCI-to-LPC bridge. Accesses in this space must be limited to 32 bit (DW) quantities. Burst accesses are not allowed.

## 10.1 Chipset Configuration Registers (Memory Space)

**Note:** Address locations that are not shown should be treated as Reserved (see Section 9.2 for details).

**Table 10-1. Chipset Configuration Register Memory Map (Memory Space) (Sheet 1 of 3)**

Offset	Mnemonic	Register Name	Default	Attribute
0400h–0403h	RPC	Root Port Configuration	0000000yh	R/W, RO
0404h–0407h	RPFN	Root Port Function Number and Hide for PCI Express Root Ports	76543210h	R/WO, RO
0408h–040Bh	FLRSTAT	Function Level Reset Pending Status Summary	00000000h	RO
1E00h–1E03h	TRSR	Trap Status Register	00000000h	R/WC, RO
1E10h–1E17h	TRCR	Trapped Cycle Register	0000000000000000h	RO
1E18h–1E1Fh	TWDR	Trapped Write Data Register	0000000000000000h	RO
1E80h–1E87h	IOTR0	I/O Trap Register 0	0000000000000000h	R/W
1E88h–1E8Fh	IOTR1	I/O Trap Register 1	0000000000000000h	R/W
1E90h–1E97h	IOTR2	I/O Trap Register 2	0000000000000000h	R/W
1E98h–1E9Fh	IOTR3	I/O Trap Register 3	0000000000000000h	R/W
2014h–2017h	V0CTL	Virtual Channel 0 Resource Control	80000010h	R/WL, RO
201Ah–201Bh	V0STS	Virtual Channel 0 Resource Status	0000h	RO
2020h–2023h	V1CTL	Virtual Channel 1 Resource Control	00000000h	R/W, RO, R/WL
2026h–2027h	V1STS	Virtual Channel 1 Resource Status	0000h	RO
2084h–2087h	UES	Uncorrectable Error Status	00000000h	R/WC
208Ch–208Fh	UEV	Uncorrectable Error Severity	00000000h	R/W
2090h–2093h	CES	Correctable Error Status	00000000h	R/W
2094h–2097h	CEM	Correctable Error Mask	00000000h	R/W
20ACh–20AFh	REC	Root Error Command	0000h	R/W
20B0h–20B3h	RES	Root Error Status	00000000h	R/WC
20B4h–20B7h	ESID	Error Source Identification	00000000h	RO
21A4h–21A7h	LCAP	Link Capabilities	00012A42h	RO, R/WO
21A8h–21A9h	LCTL	Link Control	0000h	R/W
21AAh–21ABh	LSTS	Link Status	0041h	RO



**Table 10-1. Chipset Configuration Register Memory Map (Memory Space) (Sheet 2 of 3)**

Offset	Mnemonic	Register Name	Default	Attribute
21B0h–21B1h	DLCTL2	DMI Link Control 2 Register	0001h	R/W, RO
2234h–2327h	DMIC	DMI Control	00000000h	R/W, RO
3000h–3000h	TCTL	TCO Configuration	00h	R/W
3100h–3103h	D31IP	Device 31 Interrupt Pin	03243200h	R/W, RO
3104h–3107h	D30IP	Device 30 Interrupt Pin	00000000h	RO
3108h–310Bh	D29IP	Device 29 Interrupt Pin	10004321h	R/W
310Ch–310Fh	D28IP	Device 28 Interrupt Pin	00214321h	R/W
3110h–3113h	D27IP	Device 27 Interrupt Pin	00000001h	R/W
3114h–3117h	D26IP	Device 26 Interrupt Pin	30000321h	R/W
3118h–311Bh	D25IP	Device 25 Interrupt Pin	00000001h	R/W
3124h–3127h	D22IP	Device 22 Interrupt Pin	00000001h	R/W
3128h–312Bh	D20IP	Device 20 Interrupt Pin	00000021h	R/W
3140h–3141h	D31IR	Device 31 Interrupt Route	3210h	R/W
3144h–3145h	D29IR	Device 29 Interrupt Route	3210h	R/W
3146h–3147h	D28IR	Device 28 Interrupt Route	3210h	R/W
3148h–3149h	D27IR	Device 27 Interrupt Route	3210h	R/W
314Ch–314Dh	D26IR	Device 26 Interrupt Route	3210h	R/W
3150h–3151h	D25IR	Device 25 Interrupt Route	3210h	R/W
315Ch–315Dh	D22IR	Device 22 Interrupt Route	3210h	R/W
3160h–3161h	D20IR	Device 20 Interrupt Route	3210h	R/W
31FEh–31FFh	OIC	Other Interrupt Control	0000h	R/W
3300h–3303h	WADT_AC	Wake Alarm Device Timer: AC	FFFFFFFFh	R/W
3304h–3307h	WADT_DC	Wake Alarm Device Timer: DC	FFFFFFFFh	R/W
3308h–330Bh	WADT_EXP_AC	Wake Alarm Device Expired Timer: AC	FFFFFFFFh	R/W
330Ch–330Fh	WADT_EXP_DC	Wake Alarm Device Expired Timer: DC	FFFFFFFFh	R/W
3310h–3313h	PRSTS	Power and Reset Status	05000000h	RO, R/WC
3318h–331Bh	PM_CFG	Power Management Configuration	00000000h	R/W
331Ch–331Fh	PCH_PM_STS	PCH Power Management Status	00000000h	RO, R/WC
3320h–3323h	DEEP_S3_POL	Deep Sx From S3 Power Policies	00000000h	R/W
3328h–332Bh	DEEP_S3_POL	Deep Sx From S3 Power Policies	00000000h	R/W
332Ch–332Fh	DEEP_S4_POL	Deep Sx From S4 Power Policies	00000000h	R/W
3330h–3333h	DEEP_S5_POL	Deep Sx From S5 Power Policies	00000000h	R/W
33C8h–33CBh	PMSYNC_CFG	PMSYNC Configuration	00000000h	R/W
33F0h	ADR_EN	ADR Enable	00002DE6h	R/W, RO
3400h–3403h	RC	RTC Configuration	00000000h	R/W, R/WLO
3404h–3407h	HPTC	High Precision Timer Configuration	00000000h	R/W
3410h–3413h	GCS	General Control and Status	000000yy0h	R/W, R/WLO
3414h–3414h	BUC	Backed Up Control	00h	R/W
3418h–341Bh	FD	Function Disable	00000000h	R/W

**Table 10-1. Chipset Configuration Register Memory Map (Memory Space) (Sheet 3 of 3)**

Offset	Mnemonic	Register Name	Default	Attribute
341Ch–341Fh	CG	Clock Gating	00000000h	R/W
3420h–3420h	FDSW	Function Disable SUS Well	00h	R/W
3424h–3425h	DISPBDF	Display Bus, Device and Function Initialization	0010h	R/W
3428h–342Bh	FD2	Function Disable 2	00000000h	R/W
3450h–3453h	GSXBAR	GPIO Serial Expander Base Address	FED04000h	R/W, RO
3454h–3457h	GSXCTRL	GPIO Serial Expander Control Register	00000000H	R/W

### 10.1.1 RPC—Root Port Configuration Register

Offset Address: 0400–0403h      Attribute: R/W, RO  
 Default Value: 0000000yh (y = 00xxb)      Size: 32-bit

Bit	Description
31:0	Reserved. BIOS may write to this register, as needed.

### 10.1.2 RPFN—Root Port Function Number and Hide for PCI Express\* Root Ports Register

Offset Address: 0404–0407h      Attribute: R/WO, RO  
 Default Value: 76543210h      Size: 32-bit

For the PCI Express root ports, the assignment of a function number to a root port is not fixed. BIOS may re-assign the function numbers on a port by port basis. This capability will allow BIOS to disable/hide any root port and still have functions 0 thru N-1 where N is the total number of enabled root ports.

Port numbers will remain fixed to a physical root port.

The existing root port Function Disable registers operate on physical ports (not functions).

Port Configuration (1x4, 4x1, etc.) is not affected by the logical function number assignment and is associated with physical ports.

**Note:**

The difference between hiding vs disabling a port is that a hidden port is not able to claim downstream Config cycles **only**. Memory and I/O cycles are still claimed by that hidden port. A disabled port is turned off and not able to claim downstream Config, Memory and I/O cycles - it saves power. For PCIe ports that are multiplexed out through Flexible IO (so the alternative IO technology, USB3 or SATA, is chosen), the PCIe port is disabled (not hidden). Function disable is covered in [Section 10.1.62](#).

Bit	Description
31	<b>Root Port 8 Config Hide (RP8CH)</b> — R/W. This bit is used to hide the root port and any devices behind it from being discovered by the OS. When set to 1, the root port will not claim any downstream configuration transactions.
30:28	<b>Root Port 8 Function Number (RP8FN)</b> — R/WO. These bits set the function number for PCI Express Root Port 8. This root port function number must be a unique value from the other root port function numbers
27	<b>Root Port 7 Config Hide (RP7CH)</b> — R/W. This bit is used to hide the root port and any devices behind it from being discovered by the OS. When set to 1, the root port will not claim any downstream configuration transactions.



Bit	Description
26:24	<b>Root Port 7 Function Number (RP7FN)</b> — R/WO. These bits set the function number for PCI Express Root Port 7. This root port function number must be a unique value from the other root port function numbers
23	<b>Root Port 6 Config Hide (RP6CH)</b> — R/W. This bit is used to hide the root port and any devices behind it from being discovered by the OS. When set to 1, the root port will not claim any downstream configuration transactions.
22:20	<b>Root Port 6 Function Number (RP6FN)</b> — R/WO. These bits set the function number for PCI Express Root Port 6. This root port function number must be a unique value from the other root port function numbers
19	<b>Root Port 5 Config Hide (RP5CH)</b> — R/W. This bit is used to hide the root port and any devices behind it from being discovered by the OS. When set to 1, the root port will not claim any downstream configuration transactions.
18:16	<b>Root Port 5 Function Number (RP5FN)</b> — R/WO. These bits set the function number for PCI Express Root Port 5. This root port function number must be a unique value from the other root port function numbers
15	<b>Root Port 4 Config Hide (RP4CH)</b> — R/W. This bit is used to hide the root port and any devices behind it from being discovered by the OS. When set to 1, the root port will not claim any downstream configuration transactions.
14:12	<b>Root Port 4 Function Number (RP4FN)</b> — R/WO. These bits set the function number for PCI Express Root Port 4. This root port function number must be a unique value from the other root port function numbers
11	<b>Root Port 3 Config Hide (RP3CH)</b> — R/W. This bit is used to hide the root port and any devices behind it from being discovered by the OS. When set to 1, the root port will not claim any downstream configuration transactions.
10:8	<b>Root Port 3 Function Number (RP3FN)</b> — R/WO. These bits set the function number for PCI Express Root Port 3. This root port function number must be a unique value from the other root port function numbers
7	<b>Root Port 2 Config Hide (RP2CH)</b> — R/W. This bit is used to hide the root port and any devices behind it from being discovered by the OS. When set to 1, the root port will not claim any downstream configuration transactions.
6:4	<b>Root Port 2 Function Number (RP2FN)</b> — R/WO. These bits set the function number for PCI Express Root Port 2. This root port function number must be a unique value from the other root port function numbers
3	<b>Root Port 1 Config Hide (RP1CH)</b> — R/W. This bit is used to hide the root port and any devices behind it from being discovered by the OS. When set to 1, the root port will not claim any downstream configuration transactions.
2:0	<b>Root Port 1 Function Number (RP1FN)</b> — R/WO. These bits set the function number for PCI Express Root Port 1. This root port function number must be a unique value from the other root port function numbers





### 10.1.3 FLRSTAT—Function Level Reset Pending Status Register

Offset Address: 0408–040Bh                      Attribute:                      RO/V  
 Default Value: 00000000h                      Size:                      32-bit

Bit	Description
31:24	Reserved
23	<b>FLR Pending Status for D29:F0, EHCI #1</b> — RO/V. 0 = Function Level Reset is not pending. 1 = Function Level Reset is pending.
22:16	Reserved
15	<b>FLR Pending Status for D26:F0, EHCI#2</b> — RO/V. 0 = Function Level Reset is not pending. 1 = Function Level Reset is pending.
14:0	Reserved

### 10.1.4 TRSR—Trap Status Register

Offset Address: 1E00–1E03h                      Attribute:                      R/WC, RO  
 Default Value: 00000000h                      Size:                      32-bit

Bit	Description
31:4	Reserved
3:0	<b>Cycle Trap SMI# Status (CTSS)</b> — R/WC. These bits are set by hardware when the corresponding Cycle Trap register is enabled and a matching cycle is received (and trapped). These bits are OR'ed together to create a single status bit in the Power Management register space. Note that the SMI# and trapping must be enabled in order to set these bits. These bits are set before the completion is generated for the trapped cycle, thereby ensuring that the processor can enter the SMI# handler when the instruction completes. Each status bit is cleared by writing a 1 to the corresponding bit location in this register.

### 10.1.5 TRCR—Trapped Cycle Register

Offset Address: 1E10–1E17h                      Attribute:                      RO  
 Default Value: 0000000000000000h                      Size:                      64-bit

This register saves information about the I/O Cycle that was trapped and generated the SMI# for software to read.

Bit	Description
63:25	Reserved
24	<b>Read/Write# (RWI)</b> — RO. 0 = Trapped cycle was a write cycle. 1 = Trapped cycle was a read cycle.
23:20	Reserved
19:16	<b>Active-high Byte Enables (AHBE)</b> — RO. This is the DWord-aligned byte enables associated with the trapped cycle. A 1 in any bit location indicates that the corresponding byte is enabled in the cycle.
15:2	<b>Trapped I/O Address (TIOA)</b> — RO. This is the DWord-aligned address of the trapped cycle.
1:0	Reserved



### 10.1.6 TWDR—Trapped Write Data Register

Offset Address: 1E18–1E1Fh      Attribute: RO  
 Default Value: 0000000000000000h      Size: 64-bit

This register saves the data from I/O write cycles that are trapped for software to read.

Bit	Description
63:32	Reserved
31:0	<b>Trapped I/O Data (TIOD)</b> — RO. DWord of I/O write data. This field is undefined after trapping a read cycle.

### 10.1.7 IOTRn—I/O Trap Register (0–3)

Offset Address: 1E80–1E87h Register 0      Attribute: R/W  
                   1E88–1E8Fh Register 1  
                   1E90–1E97h Register 2  
                   1E98–1E9Fh Register 3  
 Default Value: 0000000000000000h      Size: 64-bit

These registers are used to specify the set of I/O cycles to be trapped and to enable this functionality.

Bit	Description
63:50	Reserved
49	<b>Read/Write Mask (RWM)</b> — R/W. 0 = The cycle must match the type specified in bit 48. 1 = Trapping logic will operate on both read and write cycles.
48	<b>Read/Write# (RWIO)</b> — R/W. 0 = Write 1 = Read <b>Note:</b> The value in this field does not matter if bit 49 is set.
47:40	Reserved
39:36	<b>Byte Enable Mask (BEM)</b> — R/W. A 1 in any bit position indicates that any value in the corresponding byte enable bit in a received cycle will be treated as a match. The corresponding bit in the Byte Enables field, below, is ignored.
35:32	<b>Byte Enables (TBE)</b> — R/W. Active-high DWord-aligned byte enables.
31:24	Reserved
23:18	<b>Address[7:2] Mask (ADMA)</b> — R/W. A 1 in any bit position indicates that any value in the corresponding address bit in a received cycle will be treated as a match. The mask is only provided for the lower 6 bits of the DWord address, allowing for traps on address ranges up to 256 bytes in size.
17:16	Reserved
15:2	<b>I/O Address[15:2] (IOAD)</b> — R/W. DWord-aligned address
1	Reserved
0	<b>Trap and SMI# Enable (TRSE)</b> — R/W. 0 = Trapping and SMI# logic disabled. 1 = The trapping logic specified in this register is enabled.



### 10.1.8 VOCTL—Virtual Channel 0 Resource Control Register

Offset Address: 2014–2017h                      Attribute: R/WL, RO  
 Default Value: 80000010h                      Size: 32-bit

Bit	Description
31	<b>Virtual Channel Enable (EN)</b> — RO. Always set to 1. VC0 is always enabled and cannot be disabled.
30:27	Reserved
26:24	<b>Virtual Channel Identifier (ID)</b> — RO. Indicates the ID to use for this virtual channel.
23:16	Reserved
15:10	<b>Extended TC/VC Map (ETVM)</b> — R/WL. Defines the upper 8-bits of the VC0 16-bit TC/VC mapping registers. These registers use the PCI Express reserved TC[3] traffic class bit. These bits are locked if the TCLOCKDN bit (RCBA+0050h:bit 31) is set.
9:7	Reserved
6:1	<b>Transaction Class / Virtual Channel Map (TVM)</b> — R/WL. Indicates which transaction classes are mapped to this virtual channel. When a bit is set, this transaction class is mapped to the virtual channel. These bits are locked if the TCLOCKDN bit (RCBA+0050h:bit 31) is set.
0	Reserved

### 10.1.9 VOSTS—Virtual Channel 0 Resource Status Register

Offset Address: 201A–201Bh                      Attribute: RO  
 Default Value: 0000h                              Size: 16-bit

Bit	Description
15:2	Reserved
1	<b>VC Negotiation Pending (NP)</b> — RO. When set, this bit indicates the virtual channel is still being negotiated with ingress ports.
0	Reserved

### 10.1.10 V1CTL—Virtual Channel 1 Resource Control Register

Offset Address: 2020–2023h                      Attribute: R/W, RO, R/WL  
 Default Value: 00000000h                      Size: 32-bit

Bit	Description
31	<b>Virtual Channel Enable (EN)</b> — R/W. Enables the VC when set. Disables the VC when cleared.
30:28	Reserved
27:24	<b>Virtual Channel Identifier (ID)</b> — R/W. Indicates the ID to use for this virtual channel.
23:16	Reserved
15:10	<b>Extended TC/VC Map (ETVM)</b> — R/WL. Defines the upper 8-bits of the VC0 16-bit TC/VC mapping registers. These registers use the PCI Express reserved TC[3] traffic class bit. These bits are locked if the TCLOCKDN bit (RCBA+0050h:bit 31) is set.



Bit	Description
9:8	Reserved
7:1	<b>Transaction Class / Virtual Channel Map (TVM)</b> – R/WL. Indicates which transaction classes are mapped to this virtual channel. When a bit is set, this transaction class is mapped to the virtual channel. These bits are locked if the TCLOCKDN bit (RCBA+0050h:bit 31) is set.
0	Reserved

### 10.1.11 V1STS—Virtual Channel 1 Resource Status Register

Offset Address: 2026–2027h                      Attribute: RO  
 Default Value: 0000h                              Size: 16-bit

Bit	Description
15:2	Reserved
1	<b>VC Negotiation Pending (NP)</b> – RO. When set, this bit indicates the virtual channel is still being negotiated with ingress ports.
0	Reserved

### 10.1.12 UES—Uncorrectable Error Status Register

Offset Address: 2084h–2087h                      Attribute: R/W  
 Default Value: 00000000h                          Size: 32-bit

Bit	Description
31:21	Reserved.
20	<b>Unsupported Request Error Status (URE)</b> – R/WC. Indicates an unsupported request was received.
19	Reserved.
18	<b>Malformed TLP Status (MT)</b> – R/WC. Indicates a malformed TLP was received.
17	<b>Receiver Overflow Status (RO)</b> – R/WC. Indicates a receiver overflow occurred.
16	Reserved.
15	<b>Completer Abort Status (CA)</b> – R/WC. Indicates a completer abort was received.
14:13	Reserved.
12	<b>Poisoned TLP Status (PT)</b> – R/WC. Indicates a poisoned TLP was received.
11:5	Reserved.
4	<b>Data Link Protocol Error Status (DLPE)</b> – R/WC. Indicates a data link protocol error occurred.
3:0	Reserved.



### 10.1.13 UEM—Uncorrectable Error Mask Register

Offset Address: 2088h–208Bh      Attribute: R/W  
 Default Value: 00000000h      Size: 32-bit

Bit	Description
31:21	Reserved.
20	<b>Unsupported Request Error Mask (URE)</b> — R/W. Mask for uncorrectable errors. BIOS must program this field to 1.
19	Reserved.
18	<b>Malformed TLP Mask (MT)</b> — R/W. Mask for malformed TLPs
17	<b>Receiver Overflow Mask (RO)</b> — R/W. Mask for receiver overflows.
16	Reserved.
15	<b>Completer Abort Mask (CM)</b> — R/W. Mask for completer abort. BIOS must program this field to 1.
14:13	Reserved.
12	<b>Poisoned TLP Mask (PT)</b> — R/W. Mask for poisoned TLPs. BIOS must program this field to 1.
11:5	Reserved.
4	<b>Data Link Protocol Error Mask (DLPE)</b> — R/W. Mask for data link protocol errors.
3:0	Reserved.

### 10.1.14 UEV—Uncorrectable Error Severity Register

Offset Address: 208C–208Fh      Attribute: R/W  
 Default Value: 00000000h      Size: 32-bit

Bit	Description
31:21	Reserved.
20	<b>Unsupported Request Error Severity (URE)</b> — R/W. Severity for unsupported request reception.
19	Reserved.
18	<b>Malformed TLP Severity (MT)</b> — R/W. Severity for malformed TLP reception
17	<b>Receiver Overflow Severity (RO)</b> — R/W. Severity for receiver overflow occurrences.
16	Reserved.
15	<b>Completer Abort Severity (CA)</b> — R/W. Severity for completer.
14:13	Reserved.
12	<b>Poisoned TLP Severity (PT)</b> — R/W. Severity for poisoned TLP reception.
11:5	Reserved.
4	<b>Data Link Protocol Error Severity (DLPE)</b> — R/W. Severity for data link protocol errors.
3:0	Reserved



### 10.1.15 CES—Correctable Error Status Register

Offset Address: 2090h–2093h                      Attribute: R/W  
 Default Value: 00000000h                      Size: 32-bit

Bit	Description
31:14	Reserved
13	<b>Advisory Non-Fatal Error Status (ANFES)</b> — R/WC. When set, indicates that a Advisory Non-Fatal Error occurred.
12	<b>Replay Timer Timeout Status (RTT)</b> — R/WC. Indicates the replay timer timed out.
8	<b>Replay Number Rollover Status (RNR)</b> — R/WC. Indicates the replay number rolled over.
7	<b>Bad DLLP Status (BD)</b> — R/WC. Indicates a bad DLLP was received.
6	<b>Bad TLP Status (BT)</b> — R/WC. Indicates a bad TLP was received.
0	<b>Receiver Error Status (RE)</b> — R/WC. Indicates a receiver error occurred.

### 10.1.16 CEM—Correctable Error Mask Register

Offset Address: 2094–2097h                      Attribute: R/W  
 Default Value: 0000h                      Size: 32-bit

Bit	Description
31:14	Reserved
13	<b>Advisory Non-Fatal Error Status (ANFES)</b> — R/W. When set, indicates that a Advisory Non-Fatal Error occurred.
12	<b>Replay Timer Timeout Status (RTT)</b> — R/W. Indicates the replay timer timed out.
8	<b>Replay Number Rollover Status (RNR)</b> — R/W. Indicates the replay number rolled over.
7	<b>Bad DLLP Status (BD)</b> — R/W. Indicates a bad DLLP was received.
6	<b>Bad TLP Status (BT)</b> — R/W. Indicates a bad TLP was received.
0	<b>Receiver Error Status (RE)</b> — R/W. Indicates a receiver error occurred.

### 10.1.17 REC—Root Error Command Register

Offset Address: 20AC–20AFh                      Attribute: R/W  
 Default Value: 0000h                      Size: 32-bit

Bit	Description
31	<b>Drop Poisoned Downstream Packets (DPDP)</b> — R/W. Determines how downstream packets on DMI are handled that are received with the EP field set, indicating poisoned data: 0 = Packets are forwarded downstream without forcing the UT field set. 1 = This packet and all subsequent packets with data received on DMI for any VC will have their Unsupported Transaction (UT) field set causing them to master Abort downstream. Packets without data such as memory, I/O and config read requests are allowed to proceed.
30:0	Reserved



### 10.1.18 RES—Root Error Status Register

Offset Address: 20B0–20B3h      Attribute: R/W  
 Default Value: 0000h      Size: 32-bit

Bit	Description
31:3	Reserved.
2	<b>ERR_FATAL/NONFATAL Received (ENR)</b> — R/WC. Set when either a fatal or a non-fatal error message is received or an internal fatal error is detected (all internal uncorrectable errors are fatal).
1	Reserved.
0	<b>ERR_COR Received (CR)</b> — R/WC. Set when a correctable error message is received or an internal correctable error is detected.

### 10.1.19 ESID—Error Source Identification Register

Offset Address: 20B4–20B7h      Attribute: R/W  
 Default Value: 0000h      Size: 32-bit

Bit	Description
31:16	<b>ERR_FATAL/NONFATAL Source Identification (ENSID)</b> — RO. Loaded with the requester ID indicated in the received ERR_FATAL or ERR_NONFATAL message when RES.ENR is first set, or the internal requestor ID if an internally detected error.
15:0	<b>ERR_COR Source Identification (CSID)</b> — RO. Loaded with the requester ID indicated in the received ERR_COR message when RES.CR is first set, or the internal requester ID if an internally detected error.



### 10.1.20 LCAP—Link Capabilities Register

Offset Address: 21A4–21A7h                      Attribute: R/WO, RO  
 Default Value: 00012A42h                      Size: 32-bit

Bit	Description
31:18	Reserved
17:15	<b>L1 Exit Latency (EL1)</b> — R/WO. 000b – Less than 1 $\mu$ s 001b – 1 $\mu$ s to less than 2 $\mu$ s 010b – 2 $\mu$ s to less than 4 $\mu$ s 011b – 4 $\mu$ s to less than 8 $\mu$ s 100b – 8 $\mu$ s to less than 16 $\mu$ s 101b – 16 $\mu$ s to less than 32 $\mu$ s 110b – 32 $\mu$ s to 64 $\mu$ s 111b – More than 64 $\mu$ s
14:12	<b>L0s Exit Latency (ELO)</b> — R/W. This field is update-able by BIOS. The default value 010b indicates that L0s exit latency is between 128 ns to less than 256 ns, assuming a common-clock configuration between the processor and the PCH. If a unique clock value is used, BIOS should update this field to 100b, indicating a L0s exit latency between 512 ns to 1 $\mu$ s. DMI only supports a common clock configuration. When BIOS sets this field, it must also update DMI's L0s Entry Control field at RCBA +2344h. Note: L0s is not supported on the PCH.
11:10	<b>Active State Link PM Support (ASPM)</b> —R/W. Indicates the level of ASPM support on DMI. 00 = Reserved 01 = Reserved 10 = Reserved 11 = L0s and L1 entry supported  Note: Even though 11 indicates L0s and L1 entry supported, PCH will not support L0s on DMI2.
9:4	<b>Maximum Link Width (MLW)</b> — RO. Indicates the link width is set to the maximum of 4 lanes.
3:0	<b>Maximum Link Speed (MLS)</b> — RO. The value 0001b indicates that only DMI Gen1 speed, 2.5 GT/s, is supported. The value 0010b indicates that DMI Gen2 speed, 5.0 GT/s, is supported (2.5 GT/s is also supported in this setting).

### 10.1.21 LCTL—Link Control Register

Offset Address: 21A8–21A9h                      Attribute: R/W  
 Default Value: 0000h                              Size: 16-bit

Bit	Description
15:8	Reserved
7	<b>Extended Synch (ES)</b> — R/W. When set, forces extended transmission of FTS ordered sets when exiting L0s prior to entering L0 and extra TS1 sequences at exit from L1 prior to entering L0.
6:2	Reserved
1:0	<b>Active State Link PM Control (ASPM)</b> — R/W. Indicates whether DMI should enter L0s, L1, or both. 00 = Disabled 01 = Reserved 10 = L1 entry enabled 11 = L0s and L1 entry enabled Note: as L0s is not supported on PCH, BIOS should only write 00 or 10b





### 10.1.22 LSTS—Link Status Register

Offset Address: 21AA–21ABh      Attribute: RO  
 Default Value: 0041h      Size: 16-bit

Bit	Description
15:10	Reserved
9:4	<b>Negotiated Link Width (NLW)</b> — RO. Negotiated link width is x4 (000100b).
3:0	<b>Current Link Speed (LS)</b> — RO. 0001b = 2.5 GT/s 0010b = 5.0 GT/s

### 10.1.23 DLCTL2—DMI Link Control 2 Register

Offset Address: 21B0–21B1h      Attribute: R/W, RO  
 Default Value: 0001h      Size: 16-bit

Bit	Description
15:13	Reserved
12	<b>Compliance De-emphasis (CD)</b> — R/W. This bit sets the de-emphasis level in Polling.Compliance state if the entry occurred due to the Enter Compliance bit being 1b. Encodings: 1b = -3.5 dB 0b = -6 dB When the Link is operating at 2.5 GT/s, the setting of this bit has no effect. Components that support only 2.5 GT/s speed are permitted to hard-wire this bit to 0b. The default value of this bit is 0b. This bit is intended for debug, compliance testing purposes. System firmware and software is allowed to modify this bit only during debug or compliance testing.
11:4	Reserved
3:0	<b>DLCTL2 Field 1</b> — R/W. BIOS may program this field.

### 10.1.24 DMIC—DMI Control Register

Offset Address: 2234–2237h      Attribute: R/W  
 Default Value: 00000000h      Size: 32-bit

Bit	Description
31:2	Reserved
1:0	<b>DMI Clock Gate Enable (DMICGEN)</b> — R/W. BIOS must program this field to 11b.

### 10.1.25 TCTL—TCO Configuration Register

Offset Address: 3000–3000h      Attribute: R/W  
 Default Value: 00h      Size: 8-bit

Bit	Description
7	<b>TCO IRQ Enable (IE)</b> — R/W. 0 = TCO IRQ is disabled. 1 = TCO IRQ is enabled, as selected by the TCO_IRQ_SEL field.
6:3	Reserved



Bit	Description
2:0	<p><b>TCO IRQ Select (IS)</b> — R/W. Specifies on which IRQ the TCO will internally appear. If not using the APIC, the TCO interrupt must be routed to IRQ9–11, and that interrupt is not sharable with the SERIRQ stream, but is shareable with other PCI interrupts. If using the APIC, the TCO interrupt can also be mapped to IRQ20–23, and can be shared with other interrupt.</p> <p>000 = IRQ 9            001 = IRQ 10            010 = IRQ 11            011 = Reserved            100 = IRQ 20 (only if APIC enabled)            101 = IRQ 21 (only if APIC enabled)            110 = IRQ 22 (only if APIC enabled)            111 = IRQ 23 (only if APIC enabled)</p> <p>When setting the these bits, the IE bit should be cleared to prevent glitching.            When the interrupt is mapped to APIC interrupts 9, 10, or 11, the APIC should be programmed for active-high reception. When the interrupt is mapped to APIC interrupts 20 through 23, the APIC should be programmed for active-low reception.</p>

### 10.1.26 D31IP—Device 31 Interrupt Pin Register

Offset Address: 3100–3103h  
 Default Value: 03243200h

Attribute: R/W, RO  
 Size: 32-bit

Bit	Description
31:28	Reserved
27:24	<p><b>Thermal Throttle Pin (TTIP)</b> — R/W. Indicates which pin the Thermal Throttle controller drives as its interrupt.</p> <p>0h = No interrupt            1h = INTA#            2h = INTB#            3h = INTC# (<b>Default</b>)            4h = INTD#            5h–Fh = Reserved</p>
23:20	<p><b>SATA Pin 2 (SIP2)</b> — R/W. Indicates which pin the SATA controller 2 drives as its interrupt.</p> <p>0h = No interrupt            1h = INTA#            2h = INTB# (<b>Default</b>)            3h = INTC#            4h = INTD#            5h–Fh = Reserved</p>
19:16	Reserved
15:12	<p><b>SMBus Pin (SMIP)</b> — R/W. Indicates which pin the SMBus controller drives as its interrupt.</p> <p>0h = No interrupt            1h = INTA#            2h = INTB#            3h = INTC# (<b>Default</b>)            4h = INTD#            5h–Fh = Reserved</p>
11:8	<p><b>SATA Pin (SIP)</b> — R/W. Indicates which pin the SATA controller drives as its interrupt.</p> <p>0h = No interrupt            1h = INTA#            2h = INTB# (<b>Default</b>)            3h = INTC#            4h = INTD#            5h–Fh = Reserved</p>
7:4	Reserved
3:0	<p><b>LPC Bridge Pin (LIP)</b> — RO. Currently, the LPC bridge does not generate an interrupt, so this field is read-only and 0h.</p>



### 10.1.27 D30IP—Device 30 Interrupt Pin Register

Offset Address: 3104–3107h                      Attribute: RO  
 Default Value: 00000000h                      Size: 32-bit

Bit	Description
31:0	Reserved

### 10.1.28 D29IP—Device 29 Interrupt Pin Register

Offset Address: 3108–310Bh                      Attribute: R/W  
 Default Value: 10004321h                      Size: 32-bit

Bit	Description
31:4	Reserved
3:0	<p><b>EHCI #1 Pin (E1P)</b> — R/W. Indicates which pin the EHCI controller #1 drives as its interrupt, if controller exists.</p> <p>0h = No interrupt            1h = INTA# (<b>Default</b>)            2h = INTB#            3h = INTC#            4h = INTD#            5h–7h = Reserved</p> <p><b>Note:</b> EHCI Controller #1 is mapped to Device 29 Function 0.</p>

### 10.1.29 D28IP—Device 28 Interrupt Pin Register

Offset Address: 310C–310Fh                      Attribute: R/W  
 Default Value: 00214321h                      Size: 32-bit

Bit	Description
31:28	<p><b>PCI Express* #8 Pin (P8IP)</b> — R/W. Indicates which pin the PCI Express* port #8 drives as its interrupt.</p> <p>0h = No interrupt            1h = INTA#            2h = INTB#            3h = INTC#            4h = INTD# (<b>Default</b>)            5h–7h = Reserved</p>
27:24	<p><b>PCI Express #7 Pin (P7IP)</b> — R/W. Indicates which pin the PCI Express port #7 drives as its interrupt.</p> <p>0h = No interrupt            1h = INTA#            2h = INTB#            3h = INTC# (<b>Default</b>)            4h = INTD#            5h–7h = Reserved</p>
23:20	<p><b>PCI Express* #6 Pin (P6IP)</b> — R/W. Indicates which pin the PCI Express* port #6 drives as its interrupt.</p> <p>0h = No interrupt            1h = INTA#            2h = INTB# (<b>Default</b>)            3h = INTC#            4h = INTD#            5h–7h = Reserved</p>



Bit	Description
19:16	<b>PCI Express #5 Pin (P5IP)</b> — R/W. Indicates which pin the PCI Express port #5 drives as its interrupt. 0h = No interrupt 1h = INTA# ( <b>Default</b> ) 2h = INTB# 3h = INTC# 4h = INTD# 5h-7h = Reserved
15:12	<b>PCI Express #4 Pin (P4IP)</b> — R/W. Indicates which pin the PCI Express* port #4 drives as its interrupt. 0h = No interrupt 1h = INTA# 2h = INTB# 3h = INTC# 4h = INTD# ( <b>Default</b> ) 5h-7h = Reserved
11:8	<b>PCI Express #3 Pin (P3IP)</b> — R/W. Indicates which pin the PCI Express port #3 drives as its interrupt. 0h = No interrupt 1h = INTA# 2h = INTB# 3h = INTC# ( <b>Default</b> ) 4h = INTD# 5h-7h = Reserved
7:4	<b>PCI Express #2 Pin (P2IP)</b> — R/W. Indicates which pin the PCI Express port #2 drives as its interrupt. 0h = No interrupt 1h = INTA# 2h = INTB# ( <b>Default</b> ) 3h = INTC# 4h = INTD# 5h-7h = Reserved
3:0	<b>PCI Express #1 Pin (P1IP)</b> — R/W. Indicates which pin the PCI Express port #1 drives as its interrupt. 0h = No interrupt 1h = INTA# ( <b>Default</b> ) 2h = INTB# 3h = INTC# 4h = INTD# 5h-7h = Reserved

### 10.1.30 D27IP—Device 27 Interrupt Pin Register

Offset Address: 3110–3113h  
Default Value: 00000001h

Attribute: R/W  
Size: 32-bit

Bit	Description
31:4	Reserved
3:0	<b>Intel® High Definition Audio Pin (ZIP)</b> — R/W. Indicates which pin the Intel® High Definition Audio controller drives as its interrupt. 0h = No interrupt 1h = INTA# ( <b>Default</b> ) 2h = INTB# 3h = INTC# 4h = INTD# 5h-Fh = Reserved



### 10.1.31 D26IP—Device 26 Interrupt Pin Register

Offset Address: 3114–3117h                      Attribute: R/W  
 Default Value: 30000321h                      Size: 32-bit

Bit	Description
31:4	Reserved
3:0	<p><b>EHCI #2 Pin (E2P)</b> — R/W. Indicates which pin EHCI controller #2 drives as its interrupt, if controller exists.</p> <p>0h = No Interrupt            1h = INTA# (<b>Default</b>)            2h = INTB#            3h = INTC#            4h = INTD#            5h–Fh = Reserve</p> <p><b>Note:</b> EHCI Controller #2 is mapped to Device 26 Function 0.</p>

### 10.1.32 D25IP—Device 25 Interrupt Pin Register

Offset Address: 3118–311Bh                      Attribute: R/W  
 Default Value: 00000001h                      Size: 32-bit

Bit	Description
31:4	Reserved
3:0	<p><b>GbE LAN Pin (LIP)</b> — R/W. Indicates which pin the internal GbE LAN controller drives as its interrupt</p> <p>0h = No Interrupt            1h = INTA# (<b>Default</b>)            2h = INTB#            3h = INTC#            4h = INTD#            5h–Fh = Reserved</p>

### 10.1.33 D22IP—Device 22 Interrupt Pin Register

Offset Address: 3124–3127h                      Attribute: R/W  
 Default Value: 00004321h                      Size: 32-bit

Bit	Description
31:16	Reserved
15:12	<p><b>KT Pin (KTIP)</b> — R/W. Indicates which pin the Keyboard text PCI functionality drives as its interrupt</p> <p>0h = No Interrupt            1h = INTA#            2h = INTB#            3h = INTC#            4h = INTD# (<b>Default</b>)            5h–Fh = Reserved</p>
11:8	<p><b>IDE-R Pin (IDERIP)</b> — R/W. Indicates which pin the IDE Redirect PCI functionality drives as its interrupt</p> <p>0h = No Interrupt            1h = INTA#            2h = INTB#            3h = INTC# (<b>Default</b>)            4h = INTD#            5h–Fh = Reserved</p>



Bit	Description
7:4	<b>Intel® MEI #2 Pin (MEI2IP)</b> — R/W. Indicates which pin the Intel ME Interface #2 drives as its interrupt 0h = No Interrupt 1h = INTA# 2h = INTB# ( <b>Default</b> ) 3h = INTC# 4h = INTD# 5h–Fh = Reserved
3:0	<b>Intel® MEI #1 Pin (MEI1IP)</b> — R/W. Indicates which pin the Intel ME Interface controller #1 drives as its interrupt 0h = No Interrupt 1h = INTA# ( <b>Default</b> ) 2h = INTB# 3h = INTC# 4h = INTD# 5h–Fh = Reserved

### 10.1.34 D20IP—Device 20 Interrupt Pin Register

Offset Address: 3128–312bh                      Attribute:                      R/W  
 Default Value: 00000021h                      Size:                              32-bit

Bit	Description
31:4	Reserved
3:0	<b>xHCI Pin (XHCIIP)</b> — R/W. Indicates which pin the xHCI drives as its interrupt 0h = No Interrupt 1h = INTA# ( <b>Default</b> ) 2h = INTB# 3h = INTC# 4h = INTD# 5h–Fh = Reserved

### 10.1.35 D31IR—Device 31 Interrupt Route Register

Offset Address: 3140–3141h                      Attribute:                      R/W  
 Default Value: 3210h                              Size:                              16-bit

Bit	Description
15	Reserved
14:12	<b>Interrupt D Pin Route (IDR)</b> — R/W. Indicates which physical pin on the PCH is connected to the INTD# pin reported for device 31 functions. 0h = PIRQA# 1h = PIRQB# 2h = PIRQC# 3h = PIRQD# ( <b>Default</b> ) 4h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#
11	Reserved
10:8	<b>Interrupt C Pin Route (ICR)</b> — R/W. Indicates which physical pin on the PCH is connected to the INTC# pin reported for device 31 functions. 0h = PIRQA# 1h = PIRQB# 2h = PIRQC# ( <b>Default</b> ) 3h = PIRQD# 4h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#



Bit	Description
7	Reserved
6:4	<b>Interrupt B Pin Route (IBR)</b> — R/W. Indicates which physical pin on the PCH is connected to the INTB# pin reported for device 31 functions. 0h = PIRQA# 1h = PIRQB# ( <b>Default</b> ) 2h = PIRQC# 3h = PIRQD# 4h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#
3	Reserved
2:0	<b>Interrupt A Pin Route (IAR)</b> — R/W. Indicates which physical pin on the PCH is connected to the INTA# pin reported for device 31 functions. 0h = PIRQA# ( <b>Default</b> ) 1h = PIRQB# 2h = PIRQC# 3h = PIRQD# 4h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#

### 10.1.36 D30IR—Device 30 Interrupt Route Register

Offset Address: 3142–3143h                      Attribute: RO  
Default Value: 0000h                              Size: 16-bit

Bit	Description
15:0	Reserved. No interrupts generated from Device 30.

### 10.1.37 D29IR—Device 29 Interrupt Route Register

Offset Address: 3144–3145h                      Attribute: R/W  
Default Value: 3210h                              Size: 16-bit

Bit	Description
15	Reserved
14:12	<b>Interrupt D Pin Route (IDR)</b> — R/W. Indicates which physical pin on the PCH is connected to the INTD# pin reported for device 29 functions. 0h = PIRQA# 1h = PIRQB# 2h = PIRQC# 3h = PIRQD# ( <b>Default</b> ) 4h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#
11	Reserved
10:8	<b>Interrupt C Pin Route (ICR)</b> — R/W. Indicates which physical pin on the PCH is connected to the INTC# pin reported for device 29 functions. 0h = PIRQA# 1h = PIRQB# 2h = PIRQC# ( <b>Default</b> ) 3h = PIRQD# 4h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#
7	Reserved



Bit	Description
6:4	<b>Interrupt B Pin Route (IBR)</b> — R/W. Indicates which physical pin on the PCH is connected to the INTB# pin reported for device 29 functions. 0h = PIRQA# 1h = PIRQB# <b>(Default)</b> 2h = PIRQC# 3h = PIRQD# 4h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#
3	Reserved
2:0	<b>Interrupt A Pin Route (IAR)</b> — R/W. Indicates which physical pin on the PCH is connected to the INTA# pin reported for device 29 functions. 0h = PIRQA# <b>(Default)</b> 1h = PIRQB# 2h = PIRQC# 3h = PIRQD# 4h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#

### 10.1.38 D28IR—Device 28 Interrupt Route Register

Offset Address: 3146–3147h  
Default Value: 3210h

Attribute: R/W  
Size: 16-bit

Bit	Description
15	Reserved
14:12	<b>Interrupt D Pin Route (IDR)</b> — R/W. Indicates which physical pin on the PCH is connected to the INTD# pin reported for device 28 functions. 0h = PIRQA# 1h = PIRQB# 2h = PIRQC# 3h = PIRQD# <b>(Default)</b> 4h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#
11	Reserved
10:8	<b>Interrupt C Pin Route (ICR)</b> — R/W. Indicates which physical pin on the PCH is connected to the INTC# pin reported for device 28 functions. 0h = PIRQA# 1h = PIRQB# 2h = PIRQC# <b>(Default)</b> 3h = PIRQD# 4h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#
7	Reserved
6:4	<b>Interrupt B Pin Route (IBR)</b> — R/W. Indicates which physical pin on the PCH is connected to the INTB# pin reported for device 28 functions. 0h = PIRQA# 1h = PIRQB# <b>(Default)</b> 2h = PIRQC# 3h = PIRQD# 4h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#
3	Reserved





Bit	Description
2:0	<b>Interrupt A Pin Route (IAR)</b> — R/W. Indicates which physical pin on the PCH is connected to the INTA# pin reported for device 28 functions. 0h = PIRQA# ( <b>Default</b> ) 1h = PIRQB# 2h = PIRQC# 3h = PIRQD# 4h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#

### 10.1.39 D27IR—Device 27 Interrupt Route Register

Offset Address: 3148–3149h  
 Default Value: 3210h

Attribute: R/W  
 Size: 16-bit

Bit	Description
15	Reserved
14:12	<b>Interrupt D Pin Route (IDR)</b> — R/W. Indicates which physical pin on the PCH is connected to the INTD# pin reported for device 27 functions. 0h = PIRQA# 1h = PIRQB# 2h = PIRQC# 3h = PIRQD# ( <b>Default</b> ) 4h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#
11	Reserved
10:8	<b>Interrupt C Pin Route (ICR)</b> — R/W. Indicates which physical pin on the PCH is connected to the INTC# pin reported for device 27 functions. 0h = PIRQA# 1h = PIRQB# 2h = PIRQC# ( <b>Default</b> ) 3h = PIRQD# 4h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#
7	Reserved
6:4	<b>Interrupt B Pin Route (IBR)</b> — R/W. Indicates which physical pin on the PCH is connected to the INTB# pin reported for device 27 functions. 0h = PIRQA# 1h = PIRQB# ( <b>Default</b> ) 2h = PIRQC# 3h = PIRQD# 4h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#
3	Reserved
2:0	<b>Interrupt A Pin Route (IAR)</b> — R/W. Indicates which physical pin on the PCH is connected to the INTA# pin reported for device 27 functions. 0h = PIRQA# ( <b>Default</b> ) 1h = PIRQB# 2h = PIRQC# 3h = PIRQD# 4h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#



### 10.1.40 D26IR—Device 26 Interrupt Route Register

Offset Address: 314C–314Dh      Attribute: R/W  
 Default Value: 3210h      Size: 16-bit

Bit	Description
15	Reserved
14:12	<b>Interrupt D Pin Route (IDR)</b> — R/W. Indicates which physical pin on the PCH is connected to the INTD# pin reported for device 26 functions: 0h = PIRQA# 1h = PIRQB# 2h = PIRQC# 3h = PIRQD# <b>(Default)</b> 4h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#
11	Reserved
10:8	<b>Interrupt C Pin Route (ICR)</b> — R/W. Indicates which physical pin on the PCH is connected to the INTC# pin reported for device 26 functions. 0h = PIRQA# 1h = PIRQB# 2h = PIRQC# <b>(Default)</b> 3h = PIRQD# 4h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#
7	Reserved
6:4	<b>Interrupt B Pin Route (IBR)</b> — R/W. Indicates which physical pin on the PCH is connected to the INTB# pin reported for device 26 functions. 0h = PIRQA# 1h = PIRQB# <b>(Default)</b> 2h = PIRQC# 3h = PIRQD# 4h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#
3	Reserved
2:0	<b>Interrupt A Pin Route (IAR)</b> — R/W. Indicates which physical pin on the PCH is connected to the INTA# pin reported for device 26 functions. 0h = PIRQA# <b>(Default)</b> 1h = PIRQB# 2h = PIRQC# 3h = PIRQD# 4h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#

### 10.1.41 D25IR—Device 25 Interrupt Route Register

Offset Address: 3150–3151h      Attribute: R/W  
 Default Value: 3210h      Size: 16-bit

Bit	Description
15	Reserved



Bit	Description
14:12	<b>Interrupt D Pin Route (IDR):</b> — R/W. Indicates which physical pin on the PCH is connected to the INTD# pin reported for device 25 functions: 0h = PIRQA# 1h = PIRQB# 2h = PIRQC# 3h = PIRQD# ( <b>Default</b> ) 4h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#
11	Reserved
10:8	<b>Interrupt C Pin Route (ICR)</b> — R/W. Indicates which physical pin on the PCH is connected to the INTB# pin reported for device 25 functions. 0h = PIRQA# 1h = PIRQB# 2h = PIRQC# ( <b>Default</b> ) 3h = PIRQD# 4h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#
7	Reserved
6:4	<b>Interrupt B Pin Route (IBR)</b> — R/W. Indicates which physical pin on the PCH is connected to the INTB# pin reported for device 25 functions. 0h = PIRQA# 1h = PIRQB# ( <b>Default</b> ) 2h = PIRQC# 3h = PIRQD# 4h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#
3	Reserved
2:0	<b>Interrupt A Pin Route (IAR)</b> — R/W. Indicates which physical pin on the PCH is connected to the INTA# pin reported for device 25 functions. 0h = PIRQA# ( <b>Default</b> ) 1h = PIRQB# 2h = PIRQC# 3h = PIRQD# 4h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#

#### 10.1.42 D22IR—Device 22 Interrupt Route Register

Offset Address: 315C–315Dh  
Default Value: 3210h

Attribute: R/W  
Size: 16-bit

Bit	Description
15	Reserved
14:12	<b>Interrupt D Pin Route (IDR):</b> — R/W. Indicates which physical pin on the PCH is connected to the INTD# pin reported for device 22 functions: 0h = PIRQA# 1h = PIRQB# 2h = PIRQC# 3h = PIRQD# ( <b>Default</b> ) 4h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#



Bit	Description
11	Reserved
10:8	<b>Interrupt C Pin Route (ICR)</b> — R/W. Indicates which physical pin on the PCH is connected to the INTC# pin reported for device 22 functions. 0h = PIRQA# 1h = PIRQB# 2h = PIRQC# <b>(Default)</b> 3h = PIRQD# 4h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#
7	Reserved
6:4	<b>Interrupt B Pin Route (IBR)</b> — R/W. Indicates which physical pin on the PCH is connected to the INTB# pin reported for device 22 functions. 0h = PIRQA# 1h = PIRQB# <b>(Default)</b> 2h = PIRQC# 3h = PIRQD# 4h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#
3	Reserved
2:0	<b>Interrupt A Pin Route (IAR)</b> — R/W. Indicates which physical pin on the PCH is connected to the INTA# pin reported for device 22 functions. 0h = PIRQA# <b>(Default)</b> 1h = PIRQB# 2h = PIRQC# 3h = PIRQD# 4h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#

### 10.1.43 D20IR—Device 20 Interrupt Route Register

Offset Address: 3160–3161h  
 Default Value: 3210h

Attribute: R/W  
 Size: 16-bit

Bit	Description
15	Reserved
14:12	<b>Interrupt D Pin Route (IDR)</b> — R/W. Indicates which physical pin on the PCH is connected to the INTD# pin reported for device 20 functions: 0h = PIRQA# 1h = PIRQB# 2h = PIRQC# 3h = PIRQD# <b>(Default)</b> 4h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#
11	Reserved



Bit	Description
10:8	<b>Interrupt C Pin Route (ICR)</b> — R/W. Indicates which physical pin on the PCH is connected to the INTC# pin reported for device 20 functions. 0h = PIRQA# 1h = PIRQB# 2h = PIRQC# ( <b>Default</b> ) 3h = PIRQD# 4h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#
7	Reserved
6:4	<b>Interrupt B Pin Route (IBR)</b> — R/W. Indicates which physical pin on the PCH is connected to the INTB# pin reported for device 20 functions. 0h = PIRQA# 1h = PIRQB# ( <b>Default</b> ) 2h = PIRQC# 3h = PIRQD# 4h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#
3	Reserved
2:0	<b>Interrupt A Pin Route (IAR)</b> — R/W. Indicates which physical pin on the PCH is connected to the INTA# pin reported for device 20 functions. 0h = PIRQA# ( <b>Default</b> ) 1h = PIRQB# 2h = PIRQC# 3h = PIRQD# 4h = PIRQE# 5h = PIRQF# 6h = PIRQG# 7h = PIRQH#

### 10.1.44 OIC—Other Interrupt Control Register

Offset Address: 31FE–31FFh  
Default Value: 0000h

Attribute: R/W  
Size: 16-bit

Bit	Description
15:10	Reserved
9	<b>Coprocessor Error Enable (CEN)</b> — R/W. 0 = FERR# will not generate IRQ13 nor IGNNE#. 1 = If FERR# is low, the PCH generates IRQ13 internally and holds it until an I/O port F0h write. It will also drive IGNNE# active.
8	<b>APIC Enable (AEN)</b> — R/W. 0 = The internal IOxAPIC is disabled. 1 = Enables the internal IOxAPIC and its address decode. <b>Note:</b> Software should read this register after modifying APIC enable bit prior to access to the IOxAPIC address range.
7:0	<b>APIC Range Select (ASEL)</b> — R/W. These bits define address bits 19:12 for the IOxAPIC range. The default value of 00h enables compatibility with prior PCH products as an initial value. This value must not be changed unless the IOxAPIC Enable bit is cleared.

**Note:** FEC1\_0000h–FEC3\_FFFFh is allocated to PCIe when I/OxAPIC Enable (PAE) bit is set.



### 10.1.45 WADT\_AC - Wake Alarm Device Timer: AC

Offset Address: 3300-3303h Attribute: R/W  
Default Value: FFFFFFFFh Size: 32-bit

Bit	Description
31:0	<p><b>Wake Alarm Device Timer Value for AC Mode (WADT_AC_VAL)</b> — R/W. This field contains the 32-bit wake alarm device timer value (1 second granularity) for AC power. The timer begins decrementing when written to a value other than FFFFFFFFh (regardless of the power source when the write occurs). Upon counting down to 0:</p> <ul style="list-style-type: none"> <li>• If on AC power, GPE0_STS.WADT_STS will be set. This status bit being set will generate a host wake if GPE0_EN.WADT_EN is '1'.</li> <li>• If power source is DC at this time, the status bit is not set. However, if AC power subsequently returns to the platform, the AC Expired Timer begins running. Refer to WADT_EXP_AC for more details.</li> <li>• The timer returns to its default value of FFFFFFFFh.</li> </ul>

### 10.1.46 WADT\_DC—Wake Alarm Device Timer: DC Register

Offset Address: 3304-3307h Attribute: R/W  
Default Value: FFFFFFFFh Size: 32-bit

Bit	Description
31:0	<p><b>Wake Alarm Device Timer Value for DC Mode (WADT_DC_VAL)</b> — R/W. This field contains the 32-bit wake alarm device timer value (1 second granularity) for DC power. The timer begins decrementing when written to a value other than FFFFFFFFh (regardless of the power source when the write occurs). Upon counting down to 0:</p> <ul style="list-style-type: none"> <li>• If on DC power, GPE0_STS.WADT_STS will be set. This status bit being set will generate a host wake if GPE0_EN.WADT_EN is '1'.</li> <li>• If power source is AC at this time, the status bit is not set. However, if DC power subsequently returns to the platform, the DC Expired Timer begins running. Refer to WADT_EXP_DC for more details.</li> <li>• The timer returns to its default value of FFFFFFFFh.</li> </ul> <p><b>Note:</b> Bits in this register only need to be valid for reading when the Main power well is up.</p>

### 10.1.47 WADT\_EXP\_AC—Wake Alarm Device Expired Timer: AC Register

Offset Address: 3308-330Bh Attribute: R/W  
Default Value: FFFFFFFFh Size: 32-bit

Bit	Description
31:0	<p><b>Wake Alarm Device Expired Timer Value for AC Mode (WADT_EXP_AC_VAL)</b> — R/W. This field contains the 32-bit wake alarm device "Expired Timer" value (1 second granularity) for AC power. The timer begins decrementing after switching from DC to AC power, in the case where the WADT_AC timer has already expired while platform was on DC power. This timer only decrements while operating on AC power. So if the power source switches back to DC power, the timer will stop (but not reset). When AC power returns, the timer will again begin decrementing.</p> <p>Upon expiration of this timer:</p> <ul style="list-style-type: none"> <li>• If on AC power, GPE0_STS.WADT_STS will be set. This status bit being set will generate a host wake if GPE0_EN.WADT_EN is '1'.</li> <li>• Both the AC and DC Expired Timers return to their default value of FFFFFFFFh.</li> </ul> <p><b>Note:</b> This timer will only begin decrementing under the conditions described above if this field has been configured for something other than its default value of FFFFFFFFh.</p> <p><b>Note:</b> Bits in this register only need to be valid for reading when the Main power well is up.</p>



### 10.1.48 WADT\_EXP\_DC—Wake Alarm Device Expired Timer: DC Register

Offset Address: 330C–330Fh                      Attribute: R/W  
 Default Value: FFFFFFFFh                      Size: 32-bit

Bit	Description
31:0	<p><b>Wake Alarm Device Expired Timer Value for DC Mode (WADT_EXP_DC_VAL)</b> — R/W. This field contains the 32-bit wake alarm device “Expired Timer” value (1 second granularity) for DC power. The timer begins decrementing after switching from AC to DC power, in the case where the WADT_DC timer has already expired while platform was on AC power. This timer only decrements while operating on DC power. So if the power source switches back to AC power, the timer will stop (but not reset). When DC power returns, the timer will again begin decrementing.</p> <p>Upon expiration of this timer:</p> <ul style="list-style-type: none"> <li>• If on DC power, GPE0_STS.WADT_STS will be set. This status bit being set will generate a host wake if GPE0_EN.WADT_EN is ‘1’.</li> <li>• Both the AC and DC Expired Timers return to their default value of FFFFFFFFh.</li> </ul> <p><b>Note:</b> This timer will only begin decrementing under the conditions described above if this field has been configured for something other than its default value of FFFFFFFFh.</p> <p><b>Note:</b> Bits in this register only need to be valid for reading when the Main power well is up.</p>

### 10.1.49 PRSTS—Power and Reset Status Register

Offset Address: 3310–3313h                      Attribute: RO, R/WC  
 Default Value: 05000000h                      Size: 32-bit

Bit	Description
31:16	Reserved
15	<b>Power Management Watchdog Timer</b> — R/WC. This bit is set when the Power Management watchdog timer causes a global reset. This bit is cleared when the software writes it with a 1b.
14:7	Reserved
6	<b>Intel ME Watchdog Timer Status</b> — R/WC. This bit is set when the Intel ME watchdog timer causes a global reset. This bit is cleared when the software writes it with a 1b.
5	<p><b>Wake On LAN Override Wake Status (WOL_OVR_WK_STS)</b> — R/WC. This bit gets set when all of the following conditions are met:</p> <ul style="list-style-type: none"> <li>• Integrated LAN Signals a Power Management Event</li> <li>• The system is not in S0</li> <li>• The “WoL Enable Override” bit is set in configuration space.</li> </ul> <p>BIOS can read this status bit to determine this wake source. Software clears this bit by writing a 1 to it.</p>
4	<b>PRSTS Field 1</b> — R/WC. BIOS may program this field.
3	<b>Intel ME Host Power Down (ME_HOST_PWRDN)</b> — R/WC. This bit is set when the Intel ME generates a host reset with power down.
2	<b>Intel ME Host Reset Warm Status (ME_HRST_WARM_STS)</b> — R/WC. This bit is set when the Intel ME generates a Host reset without power cycling. Software clears this bit by writing a 1 to this bit position.
1	<b>Intel ME Host Reset Cold Status (ME_HRST_COLD_STS)</b> — R/WC. This bit is set when the Intel ME generates a Host reset with power cycling. Software clears this bit by writing a 1 to this bit position.
0	<b>Intel ME WAKE STATUS (ME_WAKE_STS)</b> — R/WC. This bit is set when the Intel ME generates a Non-Maskable wake event, and is not affected by any other enable bit. When this bit is set, the Host Power Management logic wakes to S0.



### 10.1.50 PM\_CFG—Power Management Configuration Register

Offset Address: 3318–331Bh                      Attribute: R/W  
 Default Value: 00000020h                      Size: 32-bit

Bit	Description
31:27	Reserved
26:24	<b>PM_CFG Field 1</b> — R/W. BIOS must program this field to 101b.
23:22	Reserved
21	<b>RTC Wake from Deep Sx Disable (RTC_DS_WAKE_DIS)</b> — R/W. When set, this bit disables RTC wakes from waking the system from Deep Sx. This bit is reset by RTCRST#.
20	<b>After G3 Last State Enable (AG3_LS_EN)</b> — R/W. When GEN_PMCON_3.AFTERG3_EN is "0", AG3_LS_EN determines whether the PCH will consider the platform's previous state when determining whether to power-up after G3. 0 = PCH power-up policies after G3 do not depend on the platform's state when the G3 occurred. 1 = PCH power-up policies after G3 depend on the platform's state when the G3 occurred. — If the power failure occurred while the platform was in S0 the platform will power-up to S0 upon existing G3. — If the power failure occurred while the platform was in Sx the platform will stay in Sx upon existing G3.  <b>Note:</b> This bit applies only when GEN_PMCON_3.AFTERG3_EN is "0". If AFTERG3_EN is "1", the platform will always stay in Sx after G3 regardless of the value of AG3_LS_EN.
19:18	<b>SLP_SUS# Minimum Assertion Width (SLP_SUS_MIN_ASST_WDTH)</b> — R/WL. This field indicates the minimum assertion width of the SLP_SUS# signal to guarantee that the SUS power supplies have been fully power cycled. This value may be modified per platform depending on power supply capacitance, board capacitance, power circuits, etc. Valid values are: 11 = 4 seconds 10 = 1 second 01 = 500 ms 00 = 0 ms (that is, stretching disabled - default) These bits are cleared by RTCRST# assertion. <b>Notes:</b> 1. This field is RO when the SLP Stretching Policy Lock-Down bit is set. 2. This field is ignored when exiting G3 or Deep Sx states if the "Disable SLP Stretching After SUS Well Power Up" bit is set. Note that unlike with all other SLP_* pin stretching, this disable bit only impacts SLP_SUS# stretching during G3 exit rather than both G3 and Deep Sx exit. SLP_SUS# stretching always applies to Deep Sx regardless of the disable bit. 3. For platforms that enable Deep Sx, BIOS must program SLP_SUS# stretching to be greater than or equal to the largest stretching value on any other SLP_* pin (SLP_S3#, SLP_S4#, SLP_LAN# or SLP_A#).
17:16	<b>SLP_A# Minimum Assertion Width (SLP_A_MIN_ASST_WDTH)</b> — R/W. This field indicates the minimum assertion width of the SLP_A# signal to guarantee that the ASW power supplies have been fully power cycled. This value may be modified per platform depending on power supply capacitance, board capacitance, power circuits, etc. Valid values are: 11 = 2 seconds 10 = 98 ms 01 = 4 seconds 00 = 0 ms (that is, stretching disabled – default) These bits are cleared by RTCRST# assertion. <b>Notes:</b> 1. This field is RO when the SLP Stretching Policy Lock-Down bit is set. 2. This field is ignored when exiting G3 or Deep Sx states if the "Disable SLP Stretching After SUS Well Power Up" bit is set.





Bit	Description
15:14	<p><b>SLP_LAN# Minimum Assertion Width (SLP_LAN_MIN_ASST_WDTH)</b> — R/WL. This field indicates the minimum assertion width of the SLP_LAN# signal to guarantee that the PHY power supplies have been fully power cycled. This value may be modified per platform depending on power supply capacitance, board capacitance, power circuits, etc.</p> <p>Valid values are:            11 = 2 seconds            10 = 50 ms            01 = 1 ms            00 = 0 ms (that is, stretching disabled – default)</p> <p>These bits are cleared by RTCRST# assertion.  <b>Note:</b> This field is RO when the SLP Stretching Policy Lock-Down bit is set.</p>
13:10	Reserved
9:8	<p><b>Reset Power Cycle Duration (PWR_CYC_DUR)</b> — R/WL. This field indicates the minimum time a platform will stay in reset (SLP_S3#, SLP_S4#, SLP_S5# asserted and SLP_A# and SLP_LAN# asserted if applicable) during a host reset with power cycle, host reset with power down or a global reset. The duration programmed in this register takes precedence over the applicable SLP_# stretch timers in these reset scenario.</p> <p>Valid values are:            11 = 1-2 seconds            10 = 2-3 seconds            01 = 3-4 seconds            00 = 4-5 seconds (default)</p> <p>These bits are cleared by RTCRST# assertion.  <b>Notes:</b></p> <ol style="list-style-type: none"> <li>This field is RO when the SLP Stretching Policy Lock-Down bit is set.</li> <li>The duration programmed in this register should never be smaller than the stretch duration programmed in the following registers:               <ul style="list-style-type: none"> <li>– GEN_PMCON_3.SLP_S3_MIN_ASST_WDTH</li> <li>– GEN_PMCON_3.SLP_S4_MIN_ASST_WDTH</li> <li>– PM_CFG.SLP_A_MIN_ASST_WDTH</li> <li>– PM_CFG.SLP_LAN_MIN_ASST_WDTH</li> </ul> </li> </ol>
7:5	Reserved
4	<p><b>Host Wireless LAN PHY Power Enable (HOST_WLAN_PP_EN)</b> — R/W            Set by host software when it desires the WiFi LAN PHY to be powered in Sx power states for Wake Over WiFi (WoWLAN). See SLP_WLAN# for more information. Default = 0b.</p>
3:0	Reserved

### 10.1.51 PCH\_PM\_STS—Chipset Power Management Status

Offset Address: 331C–331Fh  
 Default Value: 0000000h

Attribute: RO; R/WC  
 Size: 32-bit

Bit	Description
31:17	Reserved.
16	<p><b>ADR Reset Status (ADR_RST_STS)</b> — R/WC. When set to '1', this bit indicates that the Automatic DIMM Self-Refresh (ADR) flow was executed during a prior global reset entry.</p>
15:3	Reserved.
2	<p><b>Host Partition Reset Entry Timeout (HPR_ENT_TO)</b> — R/WC. This bit is set to '1' to record that a global reset was triggered by a timeout during Host partition reset entry sequence.</p>
1	Reserved.
0	<p><b>ME Uncorrectable Error Status (ME_UE_STS)</b> — R/WC. This bit is set to '1' to record that a global reset was triggered by ME hardware due to the detection of an uncorrectable ECC or parity error on a data read from one of its SRAM's.</p>



### 10.1.52 DEEP\_S3\_POL—Deep Sx From S3 Power Policies Register

Offset Address: 3328–332Bh                      Attribute: R/W  
 Default Value: 00000000h                      Size: 32-bit

This register is in the RTC power well and is reset by RTCRST# assertion.

Bit	Description
31:2	Reserved
1	<b>Deep Sx From S3 Enable in DC Mode (DPS3_EN_DC)</b> — R/W. A '1' in this bit enables the platform to enter Deep Sx while operating in S3 on DC power.
0	Reserved

### 10.1.53 DEEP\_S4\_POL—Deep Sx From S4 Power Policies Register

Offset Address: 332C–332Fh                      Attribute: R/W  
 Default Value: 00000000h                      Size: 32-bit

This register is in the RTC power well and is reset by RTCRST# assertion.

Bit	Description
31:2	Reserved
1	<b>Deep Sx From S4 Enable in DC Mode (DPS4_EN_DC)</b> — R/W. A '1' in this bit enables the platform to enter Deep Sx while operating in S4 on DC power.
0	<b>Deep Sx From S4 Enable in AC Mode (DPS4_EN_AC)</b> — R/W. A '1' in this bit enables the platform to enter Deep Sx while operating in S4 on AC power.

### 10.1.54 DEEP\_S5\_POL—Deep Sx From S5 Power Policies Register

Offset Address: 3330–3333h                      Attribute: R/W  
 Default Value: 00000000h                      Size: 32-bit

This register is in the RTC power well and is reset by RTCRST# assertion.

Bit	Description
31:16	Reserved
15	<b>Deep Sx From S5 Enable in DC Mode (DPS5_EN_DC)</b> — R/W. A '1' in this bit enables the platform to enter Deep Sx while operating in S5 on DC power.
14	<b>Deep Sx From S5 Enable in AC Mode (DPS5_EN_AC)</b> — R/W. A '1' in this bit enables the platform to enter Deep Sx while operating in S5 on AC power.
13:0	Reserved



### 10.1.55 DSX\_CFG - Deep Sx Configuration Register

Offset Address: 3334–3337h                      Attribute: R/W  
 Default Value: 00000000h                      Size: 32-bit

This register is in the RTC power well and is reset by RTCRST# assertion.

Bit	Description
31:3	Reserved
2	<p><b>WAKE# Pin Deep Sx Enable (WAKE_PIN_DSX_EN)</b> — R/W. When this bit is '1', the PCI Express WAKE# pin is monitored while in Deep Sx, supporting wake from Deep Sx due to assertion of this pin. In this case the platform must externally pull-up the pin to the DSW (instead of pulling-up to the SUS as historically been the case).            When this bit is '0':</p> <ul style="list-style-type: none"> <li>Deep Sx configurations: The PCH internal pull-down on the WAKE# pin is enabled in Deep Sx and during G3 exit and the pin is not monitored during this time.</li> <li>Deep Sx disabled configurations: The PCH internal pull-down on the WAKE# pin is never enabled.</li> </ul> <p><b>Note:</b> Deep Sx disabled configuration must leave this bit at '0'.</p>
1	Reserved.
0	<p><b>GP27 Pin Deep Sx Enable (GP27_PIN_DSX_EN)</b> — R/W. When this bit is '1', the GP27 pin is monitored while in Deep Sx, supporting wake from Deep Sx due to assertion of this pin. In this case the platform must drive the pin to the correct value while in DeepS x.            When this bit is '0':</p> <ul style="list-style-type: none"> <li>Deep Sx configurations: The PCH internal pull-down on GP27 pin is enabled in Deep Sx and during G3 exit and the pin is not monitored during this time.</li> <li>Deep Sx disabled configurations: The PCH internal pull-down on GP27 pin is never enabled.</li> </ul> <p><b>Note:</b> Deep Sx disabled configuration must leave this bit at '0'.</p>

### 10.1.56 PMSYNC\_CFG—PMSYNC Configuration

Offset Address: 33C8–33CBh                      Attribute: R/W  
 Default Value: 00000000h                      Size: 32-bit

Bit	Description
31:12	Reserved
11	<p><b>GPIO_D Pin Selection (GPIO_D_SEL)</b> — R/W. There are two possible GPIOs that can be routed to the GPIO_D PMSYNC state. This bit selects between them:            0 = GPIO5 (default)            1 = GPIO0</p>
10	<p><b>GPIO_C Pin Selection (GPIO_C_SEL)</b> — R/W. There are two possible GPIOs that can be routed to the GPIO_C PMSYNC state. This bit selects between them:            0 = GPIO37 (default)            1 = GPIO4</p>
9	<p><b>GPIO_B Pin Selection (GPIO_B_SEL)</b> — R/W. There are two possible GPIOs that can be routed to the GPIO_B PMSYNC state. This bit selects between them:            0 = GPIO0 (default)            1 = GPIO37</p>
8	<p><b>GPIO_A Pin Selection (GPIO_A_SEL)</b> — R/W. There are two possible GPIOs that can be routed to the GPIO_A PMSYNC state. This bit selects between them:            0 = GPIO4 (default)            1 = GPIO5</p>
7:0	Reserved



### 10.1.57 ADR\_EN — ADR Enable

Offset Address: 33F0–33F3h                      Attribute: R/W, RO  
 Default Value: 00002DE6h                      Size: 32-bit

Bit	Description
31:30	<b>ADR GPIO Selection (ADR_GPIO_SEL)</b> — R/W. This field selects which PM_SYNC GPIO state will be a source of ADR. This input may also be a source of Global Reset based on ADR_GPIO_RST_EN. Encodings: 00: GPIO_A 01: GPIO_B 10: GPIO_C 11: GPIO_D
29	<b>ADR GPIO Reset Enable (ADR_GPIO_RST_EN)</b> — R/W. If this bit is set to '1', a Global Reset will be generated when the ADR Timer expires after being triggered by the ADR GPIO selected in the ADR_GPIO_SEL field and the following are true: ADR_DIS fuse is a '0' and ADR_FEAT_EN is a '1'. If this bit is cleared, the ADR GPIO may still be enabled to affect the PM_SYNC pin, but on its own it will not trigger a Global Reset.  <b>Note:</b> Unlike the *_ADR_EN bits in this register, this enable bit is not required for this source to trigger the warning to the CPU over PM_SYNC. This bit only impacts whether or not this source will actually trigger a global reset.
28:1	Reserved.
0	<b>ADR Feature Enable (ADR_FEAT_EN)</b> — R/W. If this bit is a '1' and the ADR_DIS fuse is a '0', SSB support for Automatic DIMM Self-Refresh is enabled. The other bits in this register determine which individual reset sources will be included. <b>Note:</b> This bit must not be set to '1' until PM_SYNC has been fully configured to convey the global reset warning to the CPU.

### 10.1.58 RC—RTC Configuration Register

Offset Address: 3400–3403h                      Attribute: R/W, R/WLO  
 Default Value: 00000000h                      Size: 32-bit

Bit	Description
31:5	Reserved
4	<b>Upper 128 Byte Lock (UL)</b> — R/WLO. 0 = Bytes not locked. 1 = Bytes 38h–3Fh in the upper 128-byte bank of RTC RAM are locked and cannot be accessed. Writes will be dropped and reads will not return any ensured data. Bit reset on system reset.
3	<b>Lower 128 Byte Lock (LL)</b> — R/WLO. 0 = Bytes not locked. 1 = Bytes 38h–3Fh in the lower 128-byte bank of RTC RAM are locked and cannot be accessed. Writes will be dropped and reads will not return any ensured data. Bit reset on system reset.
2	<b>Upper 128 Byte Enable (UE)</b> — R/W. 0 = Bytes locked. 1 = The upper 128-byte bank of RTC RAM can be accessed.
1:0	Reserved



### 10.1.59 HPTC—High Precision Timer Configuration Register

Offset Address: 3404–3407h      Attribute: R/W  
 Default Value: 00000000h      Size: 32-bit

Bit	Description
31:8	Reserved
7	<b>Address Enable (AE)</b> — R/W. 0 = Address disabled. 1 = The PCH will decode the High Precision Timer memory address range selected by bits 1:0 below.
6:2	Reserved
1:0	<b>Address Select (AS)</b> — R/W. This 2-bit field selects 1 of 4 possible memory address ranges for the High Precision Timer functionality. The encodings are: 00 = FED0_0000h – FED0_03FFh 01 = FED0_1000h – FED0_13FFh 10 = FED0_2000h – FED0_23FFh 11 = FED0_3000h – FED0_33FFh

### 10.1.60 GCS—General Control and Status Register

Offset Address: 3410–3413h      Attribute: R/W, R/WLO  
 Default Value: 00000yy0h (yy = xx000x1b) Size: 32-bit

Bit	Description										
31:12	Reserved										
11:10	<b>Boot BIOS Straps (BBS)</b> — R/W. This field determines the destination of accesses to the BIOS memory range. The default values for these bits represent the strap values of GPIO51 (bit 11) at the rising edge of PWROK and SATA1GP/GPIO19 (bit 10) at the rising edge of PWROK.  <table border="1"> <thead> <tr> <th>Bits 11:10</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>LPC</td> </tr> <tr> <td>01b</td> <td>Reserved</td> </tr> <tr> <td>10b</td> <td>Reserved</td> </tr> <tr> <td>11b</td> <td>SPI</td> </tr> </tbody> </table> <p>When SPI or LPC is selected, the range that is decoded is further qualified by other configuration bits described in the respective sections.            The value in this field can be overwritten by software as long as the BIOS Interface Lock-Down (bit 0) is not set.            Boot BIOS Destination Select to LPC by functional strap or using Boot BIOS Destination Bit will not affect SPI accesses initiated by Intel® ME or Integrated GbE LAN.</p>	Bits 11:10	Description	00b	LPC	01b	Reserved	10b	Reserved	11b	SPI
Bits 11:10	Description										
00b	LPC										
01b	Reserved										
10b	Reserved										
11b	SPI										
9	<b>Server Error Reporting Mode (SERM)</b> — R/W. 0 = The PCH is the final target of all errors. The processor sends a messages to the PCH for the purpose of generating NMI. 1 = The processor is the final target of all errors from PCI Express and DMI. In this mode, if the PCH detects a fatal, non-fatal, or correctable error on DMI or its downstream ports, it sends a message to the processor. If the PCH receives an ERR_* message from the downstream port, it sends that message to the processor.										
8:6	Reserved										
5	<b>No Reboot (NR)</b> — R/W. This bit is set when the “No Reboot” strap (SPKR pin on the PCH) is sampled high on PWROK. This bit may be set or cleared by software if the strap is sampled low but may not override the strap when it indicates “No Reboot”. 0 = System will reboot upon the second timeout of the TCO timer. 1 = The TCO timer will count down and generate the SMI# on the first timeout, but will not reboot on the second timeout.										



Bit	Description
4	<b>Alternate Access Mode Enable (AME)</b> — R/W. 0 = Disabled. 1 = Alternate access read only registers can be written, and write only registers can be read. Before entering a low power state, several registers from powered down parts may need to be saved. In the majority of cases, this is not an issue, as registers have read and write paths. However, several of the ISA compatible registers are either read only or write only. To get data out of write-only registers, and to restore data into read-only registers, the PCH implements an alternate access mode. For a list of these registers see <a href="#">Section 5.14.8</a> .
3	<b>Shutdown Policy Select (SPS)</b> — R/W. 0 = PCH will drive INIT# in response to the shutdown Vendor Defined Message (VDM). (default) 1 = PCH will treat the shutdown VDM similar to receiving a CF9h I/O write with data value 06h, and will drive PLTRST# active.
2	<b>Reserved Page Route (RPR)</b> — R/W. Determines where to send the reserved page registers. These addresses are sent to PCIe or LPC for the purpose of generating POST codes. The I/O addresses modified by this field are: 80h, 84h, 85h, 86h, 88h, 8Ch, 8Dh, and 8Eh. 0 = Writes will be forwarded to LPC, shadowed within the PCH, and reads will be returned from the internal shadow 1 = And PCIe root port PECR3.SDE set, writes will be forwarded to PCIe, shadowed within the PCH, and reads will be returned from the internal shadow. <b>Note:</b> if some writes are done to LPC/PCIe to these I/O ranges, and then this bit is flipped, such that writes will now go to the other interface, the reads will not return what was last written. Shadowing is performed on each interface. The aliases for these registers, at 90h, 94h, 95h, 96h, 98h, 9Ch, 9Dh, and 9Eh, are always decoded to LPC.
1	Reserved
0	<b>BIOS Interface Lock-Down (BILD)</b> — R/W/O. 0 = Disabled. 1 = Prevents BUC.TS (offset 3414, bit 0) and GCS.BBS (offset 3410h, bits 11:10) from being changed. This bit can only be written from 0 to 1 once.

### 10.1.61 BUC—Backed Up Control Register

Offset Address: 3414–3414h                      Attribute: R/W  
 Default Value: 0000000xb                      Size: 8-bit

All bits in this register are in the RTC well and only cleared by RTCRST#.

Bit	Description
7:6	Reserved
5	<b>LAN Disable</b> — R/W. 0 = LAN is Enabled 1 = LAN is Disabled. Changing the internal GbE controller from disabled to enabled requires a system reset (write of 0Eh to CF9h (RST_CNT Register)) immediately after clearing the LAN disable bit. A reset is not required if changing the bit from enabled to disabled. This bit is locked by the Function Disable SUS Well Lockdown register. Once locked, this bit cannot be changed by software.
4	<b>Daylight Savings Override (SDO)</b> — R/W. 0 = Daylight Savings is Enabled and configurable by software. 1 = The DSE bit in RTC Register B bit[0] is set to Read-only with a value of 0 to disable daylight savings. <b>Note:</b> System BIOS shall configure this bit accordingly during the boot process before RTC time is initialized.
3:1	<b>Reserved</b>



Bit	Description
0	<p><b>Top Swap (TS)</b> — R/W.</p> <p>0 = PCH will not allow invert the boot block.            1 = PCH will allow boot block invert for cycles going to the BIOS space.</p> <p><b>Note:</b> If Top Swap is enabled (TS = 1b):</p> <ol style="list-style-type: none"> <li>If booting from SPI, then the BIOS Boot Block size (BOOT_BLOCK_SIZE) soft strap determines if A16, A17, A18, A19 or A20 should be inverted.</li> <li>If booting from LPC (FWH), then the boot-block size is hard-set to 64 KB and only A16 is inverted (soft strap is ignored in this case).</li> <li>If PCH is strapped for Top Swap (GPIO55 is low at rising edge of PCH_PWROK), then this bit cannot be cleared by software. The strap jumper should be removed and the system rebooted.</li> </ol>

### 10.1.62 FD—Function Disable Register

Offset Address: 3418–341Bh                      Attribute: R/W  
 Default Value: See bit description            Size: 32-bit

When disabling a function, only the configuration space is disabled. Software must ensure that all functionality within a controller that is not desired (such as memory spaces, I/O spaces, and DMA engines) is disabled prior to disabling the function.

When a function is disabled, software must not attempt to re-enable it. A disabled function can only be re-enabled by a platform reset.

Bit	Description
31:28	Reserved
27	<p><b>XHCI Disable (XHD)</b> — R/W. Default is 0.</p> <p>0 = The XHCI controller is enabled.            1 = The XHCI controller is disabled.</p>
26	Reserved
25	<p><b>Serial ATA Disable 2 (SAD2)</b> — R/W. Default is 0.</p> <p>0 = The SATA controller #2 (D31:F5) is enabled.            1 = The SATA controller #2 (D31:F5) is disabled.</p>
24	<p><b>Thermal Sensor Registers Disable (TTD)</b> — R/W. Default is 0.</p> <p>0 = Thermal Sensor Registers (D31:F6) are enabled.            1 = Thermal Sensor Registers (D31:F6) are disabled.</p>
23	<p><b>PCI Express* 8 Disable (PE8D)</b> — R/W. Default is 0. When disabled, the link for this port is put into the “link down” state.</p> <p>0 = PCI Express* port #8 is enabled.            1 = PCI Express port #8 is disabled.</p>
22	<p><b>PCI Express 7 Disable (PE7D)</b> — R/W. Default is 0. When disabled, the link for this port is put into the link down state.</p> <p>0 = PCI Express port #7 is enabled.            1 = PCI Express port #7 is disabled.</p>
21	<p><b>PCI Express* 6 Disable (PE6D)</b> — R/W. Default is 0. When disabled, the link for this port is put into the “link down” state.</p> <p>0 = PCI Express* port #6 is enabled.            1 = PCI Express port #6 is disabled.</p>
20	<p><b>PCI Express 5 Disable (PE5D)</b> — R/W. Default is 0. When disabled, the link for this port is put into the link down state.</p> <p>0 = PCI Express port #5 is enabled.            1 = PCI Express port #5 is disabled.</p>
19	<p><b>PCI Express 4 Disable (PE4D)</b> — R/W. Default is 0. When disabled, the link for this port is put into the “link down” state.</p> <p>0 = PCI Express port #4 is enabled.            1 = PCI Express port #4 is disabled.</p> <p><b>Note:</b> This bit must be set when Port 1 is configured as a x4.</p>



Bit	Description
18	<p><b>PCI Express 3 Disable (PE3D)</b> — R/W. Default is 0. When disabled, the link for this port is put into the link down state.</p> <p>0 = PCI Express port #3 is enabled. 1 = PCI Express port #3 is disabled.</p> <p><b>Note:</b> This bit must be set when Port 1 is configured as a x4.</p>
17	<p><b>PCI Express 2 Disable (PE2D)</b> — R/W. Default is 0. When disabled, the link for this port is put into the link down state.</p> <p>0 = PCI Express port #2 is enabled. 1 = PCI Express port #2 is disabled.</p> <p><b>Note:</b> This bit must be set when Port 1 is configured as a x4 or a x2.</p>
16	<p><b>PCI Express 1 Disable (PE1D)</b> — R/W. Default is 0. When disabled, the link for this port is put into the link down state.</p> <p>0 = PCI Express port #1 is enabled. 1 = PCI Express port #1 is disabled.</p>
15	<p><b>EHCI #1 Disable (EHCI1D)</b> — R/W. Default is 0.</p> <p>0 = The EHCI #1 is enabled. 1 = The EHCI #1 is disabled.</p>
14	<p><b>LPC Bridge Disable (LBD)</b> — R/W. Default is 0.</p> <p>0 = The LPC bridge is enabled. 1 = The LPC bridge is disabled. Unlike the other disables in this register, the following additional spaces will no longer be decoded by the LPC bridge:</p> <ul style="list-style-type: none"> <li>• Memory cycles below 16 MB (1000000h)</li> <li>• I/O cycles below 64 KB (10000h)</li> <li>• The Internal I/OxAPIC at FEC0_0000 to FECF_FFFF</li> </ul> <p>Memory cycle in the LPC BIOS range below 4 GB will still be decoded when this bit is set; however, the aliases at the top of 1 MB (the E and F segment) no longer will be decoded.</p>
13	<p><b>EHCI #2 Disable (EHCI2D)</b> — R/W. Default is 0.</p> <p>0 = The EHCI #2 is enabled. 1 = The EHCI #2 is disabled.</p>
12:5	Reserved
4	<p><b>Intel® High Definition Audio Disable (HDAD)</b> — R/W. Default is 0.</p> <p>0 = The Intel® High Definition Audio controller is enabled. 1 = The Intel® High Definition Audio controller is disabled and its PCI configuration space is not accessible.</p>
3	<p><b>SMBus Disable (SD)</b> — R/W. Default is 0.</p> <p>0 = The SMBus controller is enabled. 1 = The SMBus controller is disabled. Setting this bit only disables the PCI configuration space.</p>
2	<p><b>Serial ATA Disable 1 (SAD1)</b> — R/W. Default is 0.</p> <p>0 = The SATA controller #1 (D31:F2) is enabled. 1 = The SATA controller #1 (D31:F2) is disabled.</p>
1	1 = Reserved.
0	BIOS must program this field to 1b.





### 10.1.63 CG—Clock Gating Register

Offset Address: 341C–341Fh      Attribute: R/W  
 Default Value: 00000000h      Size: 32-bit

Bit	Description
31	<b>Legacy (LPC) Dynamic Clock Gate Enable</b> — R/W. 0 = Legacy Dynamic Clock Gating is Disabled 1 = Legacy Dynamic Clock Gating is Enabled
30:24	Reserved
23	<b>LAN Static Clock Gating Enable (LANSCGE)</b> — R/W. 0 = LAN Static Clock Gating is Disabled 1 = LAN Static Clock Gating is Enabled when the LAN Disable bit is set in the Backed Up Control RTC register.
22	<b>Intel High Definition Audio Dynamic Clock Gate Enable</b> — R/W. 0 = High Definition Audio Dynamic Clock Gating is Disabled 1 = High Definition Audio Dynamic Clock Gating is Enabled
21	<b>Intel High Definition Audio Static Clock Gate Enable</b> — R/W. 0 = High Definition Audio Static Clock Gating is Disabled 1 = High Definition Audio Static Clock Gating is Enabled
20:17	1 = Reserved.
16	<b>PCI Dynamic Gate Enable</b> — R/W. 0 = PCI Dynamic Gating is Disabled 1 = PCI Dynamic Gating is Enabled
15:6	Reserved
5	<b>SMBus Clock Gating Enable (SMBCGEN)</b> — R/W. 0 = SMBus Clock Gating is Disabled. 1 = SMBus Clock Gating is Enabled. <b>Note:</b> Setting this bit will also clock gate all the TCO logic functionality.
4:0	Reserved

### 10.1.64 FDSW—Function Disable SUS Well Register

Offset Address: 3420h      Attribute: R/W  
 Default Value: 00h      Size: 8-bit

Bit	Description
7	<b>Function Disable SUS Well Lockdown (FDSWL)</b> — R/W. 0 = FDSW registers are not locked down 1 = FDSW registers are locked down <b>Note:</b> This bit must be set when Intel® Active Management Technology is enabled.
6:0	Reserved



### 10.1.65 DISPBDF—Display Bus, Device and Function Initialization Register

Offset Address: 3424–3427h      Attribute: R/W  
 Default Value: 00040010h      Size: 32-bit

Bit	Description
31:19	Reserved
18:16	<b>Display Target Block (DTB)</b> — R/W. The Target BLK field that the PCH South Display controller should use when sending RAVDM messages to the processor. BIOS must program this field to 110b.
15:8	<b>Display Bus Number (DBN)</b> — R/W. The bus number of the Display in the processor. BIOS must program this field to 0h.
7:3	<b>Display Device Number (DDN)</b> — R/W. The device number of the Display in the processor. BIOS must program this field to 2h.
2:0	<b>Display Function Number (DFN)</b> — R/W. The function number of the Display in the processor. BIOS must program this field to 0h.

### 10.1.66 FD2—Function Disable 2 Register

Offset Address: 3428–342Bh      Attribute: R/W  
 Default Value: 00000000h      Size: 32-bit

Bit	Description
31:5	Reserved
4	<b>KT Disable (KTD)</b> — R/W. Default is 0. 0 = Keyboard Text controller (D22:F3) is enabled. 1 = Keyboard Text controller (D22:F3) is Disabled
3	<b>IDE-R Disable (IRERD)</b> — R/W. Default is 0. 0 = IDE Redirect controller (D22:F2) is Enabled. 1 = IDE Redirect controller (D22:F2) is Disabled.
2	<b>Intel MEI #2 Disable (MEI2D)</b> — R/W. Default is 0. 0 = Intel MEI controller #2 (D22:F1) is enabled. 1 = Intel MEI controller #2 (D22:F1) is disabled.
1	<b>Intel MEI #1 Disable (MEI1D)</b> — R/W. Default is 0. 0 = Intel MEI controller #1 (D22:F0) is enabled. 1 = Intel MEI controller #1 (D22:F0) is disabled.
0	<b>Display BDF Enable (DBDFEN)</b> — R/W.

### 10.1.67 GSXBAR—GPIO Serial Expander Base Address

Offset Address: 3450–3453h      Attribute: R/W, RO  
 Default Value: FED04000h      Size: 32-bit

Bit	Description
31:10	<b>Base Address (BA)</b> — R/W. Base Address of GPIO Serial Expander logic.
9:4	Reserved



Bit	Description
3	<b>Prefetchable Memory (PF)</b> — RO. Default is 0. Indicate the memory space is not prefetchable.
2:1	<b>Memory Type (TP)</b> — RO. Set to 00b indicating a 32-bit BAR.
0	<b>Resource Type (RTE)</b> — RO. Set to 0 indicating a Memory Space BAR.

### 10.1.68 GSXCTRL—GPIO Serial Expander Control Register

Offset Address: 3454–3457h  
Default Value: 00000000h

Attribute: R/W  
Size: 32-bit

Bit	Description
31:5	Reserved
4	<b>GSX BAR Enable (GSXBAREN)</b> — R/W. Default is 0. 0 = GSXBAR is disabled. 1 = GSXBAR is enabled. <b>Note:</b> If GSX is disabled using soft strap, this bit will always read 0.
3:0	<b>Reserved.</b>

§





# 11 Gigabit LAN Configuration Registers

## 11.1 Gigabit LAN Configuration Registers (Gigabit LAN—D25:F0)

**Note:** Register address locations that are not shown in Table 11-1 should be treated as Reserved. All GbE registers are located in the VccASW power well.

**Table 11-1. Gigabit LAN Configuration Registers Address Map (Gigabit LAN—D25:F0) (Sheet 1 of 2)**

Offset	Mnemonic	Register Name	Default	Attribute
00h–01h	VID	Vendor Identification	8086h	RO
02h–03h	DID	Device Identification	See register description	RO
04h–05h	PCICMD	PCI Command	0000h	R/W, RO
06h–07h	PCISTS	PCI Status	0010h	R/WC, RO
08h	RID	Revision Identification	See register description	RO
09h–0Bh	CC	Class Code	020000h	RO
0Ch	CLS	Cache Line Size	00h	R/W
0Dh	PLT	Primary Latency Timer	00h	RO
0Eh	HEADTYP	Header Type	00h	RO
10h–13h	MBARA	Memory Base Address A	00000000h	R/W, RO
14h–17h	MBARB	Memory Base Address B	00000000h	R/W, RO
18h–1Bh	MBARC	Memory Base Address C	0000001h	R/W, RO
2Ch–2Dh	SVID	Subsystem Vendor ID	See register description	RO
2Eh–2Fh	SID	Subsystem ID	See register description	RO
30h–33h	ERBA	Expansion ROM Base Address	See register description	RO
34h	CAPP	Capabilities List Pointer	C8h	RO
3Ch–3Dh	INTR	Interrupt Information	See register description	R/W, RO
3Eh–3Fh	MLMG	Maximum Latency/Minimum Grant	0000h	RO
A0h–A3h	STCL	System Time Capture Low	00000000h	RO
A4h–A7h	STCH	System Time Capture High	00000000h	RO
A8h–ABh	LTR	Latency Tolerance Reporting	00000000h	R/W
C8h–C9h	CLIST1	Capabilities List 1	D001h	RO
CAh–CBh	PMC	PCI Power Management Capability	See register description	RO
CCh–CDh	PMCS	PCI Power Management Control and Status	See register description	R/WC, R/W, RO



**Table 11-1. Gigabit LAN Configuration Registers Address Map (Gigabit LAN—D25:F0) (Sheet 2 of 2)**

Offset	Mnemonic	Register Name	Default	Attribute
CFh	DR	Data Register	See register description	RO
D0h–D1h	CLIST2	Capabilities List 2	E005h	R/WO, RO
D2h–D3h	MCTL	Message Control	0080h	R/W, RO
D4h–D7h	MADDL	Message Address Low	See register description	R/W
D8h–DBh	MADDH	Message Address High	See register description	R/W
DCh–DDh	MDAT	Message Data	See register description	R/W
E0h–E1h	FLRCAP	Function Level Reset Capability	0009h	RO
E2h–E3h	FLRCLV	Function Level Reset Capability Length and Value	See register description	R/WO, RO
E4h–E5h	DEVCTRL	Device Control	0000h	R/W, RO

### 11.1.1 VID—Vendor Identification Register (Gigabit LAN—D25:F0)

Address Offset: 00h–01h                      Attribute: RO  
 Default Value: 8086h                         Size: 16 bits

Bit	Description
15:0	<b>Vendor ID</b> — RO. This is a 16-bit value assigned to Intel. The field may be auto-loaded from the NVM at address 0Dh during init time depending on the "Load Vendor/Device ID" bit field in NVM word 0Ah with a default value of 8086h.

### 11.1.2 DID—Device Identification Register (Gigabit LAN—D25:F0)

Address Offset: 02h–03h                      Attribute: RO  
 Default Value: See bit description         Size: 16 bits

Bit	Description
15:0	<b>Device ID</b> — RO. This is a 16-bit value assigned to the PCH Gigabit LAN controller. The field may be auto-loaded from the NVM word 0Dh during initialization time depending on the "Load Vendor/Device ID" bit field in NVM word 0Ah.



### 11.1.3 PCICMD—PCI Command Register (Gigabit LAN—D25:F0)

Address Offset: 04h–05h  
Default Value: 0000h

Attribute: R/W, RO  
Size: 16 bits

Bit	Description
15:11	Reserved
10	<b>Interrupt Disable</b> — R/W. This disables pin-based INTx# interrupts on enabled Hot-Plug and power management events. This bit has no effect on MSI operation. 0 = Internal INTx# messages are generated if there is an interrupt for Hot-Plug or power management and MSI is not enabled. 1 = Internal INTx# messages will not be generated. This bit does not affect interrupt forwarding from devices connected to the root port. Assert_INTx and Deassert_INTx messages will still be forwarded to the internal interrupt controllers if this bit is set.
9	<b>Fast Back to Back Enable (FBE)</b> — RO. Hardwired to 0.
8	<b>SERR# Enable (SEE)</b> — R/W. 0 = Disable 1 = Enables the Gb LAN controller to generate an SERR# message when PSTS.SSE is set.
7	<b>Wait Cycle Control (WCC)</b> — RO. Hardwired to 0.
6	<b>Parity Error Response (PER)</b> — R/W. 0 = Disable. 1 = Indicates that the device is capable of reporting parity errors as a master on the backbone.
5	<b>Palette Snoop Enable (PSE)</b> — RO. Hardwired to 0.
4	<b>Postable Memory Write Enable (PMWE)</b> — RO. Hardwired to 0.
3	<b>Special Cycle Enable (SCE)</b> — RO. Hardwired to 0.
2	<b>Bus Master Enable (BME)</b> — R/W. 0 = Disable. All cycles from the device are master aborted 1 = Enable. Allows the root port to forward cycles onto the backbone from a Gigabit LAN* device.
1	<b>Memory Space Enable (MSE)</b> — R/W. 0 = Disable. Memory cycles within the range specified by the memory base and limit registers are master aborted on the backbone. 1 = Enable. Allows memory cycles within the range specified by the memory base and limit registers can be forwarded to the Gigabit LAN device.
0	<b>I/O Space Enable (IOSE)</b> — R/W. This bit controls access to the I/O space registers. 0 = Disable. I/O cycles within the range specified by the I/O base and limit registers are master aborted on the backbone. 1 = Enable. Allows I/O cycles within the range specified by the I/O base and limit registers can be forwarded to the Gigabit LAN device.



### 11.1.4 PCISTS—PCI Status Register (Gigabit LAN—D25:F0)

Address Offset: 06h-07h  
 Default Value: 0010h

Attribute: R/WC, RO  
 Size: 16 bits

Bit	Description
15	<b>Detected Parity Error (DPE)</b> — R/WC. 0 = No parity error detected. 1 = Set when the Gb LAN controller receives a command or data from the backbone with a parity error. This is set even if PCIMD.PER (D25:F0, bit 6) is not set.
14	<b>Signaled System Error (SSE)</b> — R/WC. 0 = No system error signaled. 1 = Set when the Gb LAN controller signals a system error to the internal SERR# logic.
13	<b>Received Master Abort (RMA)</b> — R/WC. 0 = Root port has not received a completion with unsupported request status from the backbone. 1 = Set when the GbE LAN controller receives a completion with unsupported request status from the backbone.
12	<b>Received Target Abort (RTA)</b> — R/WC. 0 = Root port has not received a completion with completer abort from the backbone. 1 = Set when the Gb LAN controller receives a completion with completer abort from the backbone.
11	<b>Signaled Target Abort (STA)</b> — R/WC. 0 = No target abort received. 1 = Set whenever the Gb LAN controller forwards a target abort received from the downstream device onto the backbone.
10:9	<b>DEVSEL# Timing Status (DEV_STS)</b> — RO. Hardwired to 0.
8	<b>Master Data Parity Error Detected (DPED)</b> — R/WC. 0 = No data parity error received. 1 = Set when the Gb LAN Controller receives a completion with a data parity error on the backbone and PCIMD.PER (D25:F0, bit 6) is set.
7	<b>Fast Back to Back Capable (FB2BC)</b> — RO. Hardwired to 0.
6	Reserved
5	<b>66 MHz Capable</b> — RO. Hardwired to 0.
4	<b>Capabilities List</b> — RO. Hardwired to 1. Indicates the presence of a capabilities list.
3	<b>Interrupt Status</b> — RO. Indicates status of Hot-Plug and power management interrupts on the root port that result in INTx# message generation. 0 = Interrupt is de-asserted. 1 = Interrupt is asserted. This bit is not set if MSI is enabled. If MSI is not enabled, this bit is set regardless of the state of PCICMD.Interrupt Disable bit (D25:F0:04h:bit 10).
2:0	Reserved







### 11.1.10 MBARA—Memory Base Address Register A (Gigabit LAN—D25:F0)

Address Offset: 10h-13h                      Attribute: R/W, RO  
Default Value: 00000000h                      Size: 32 bits

The internal CSR registers and memories are accessed as direct memory mapped offsets from the base address register. SW may only access whole DWord at a time.

Bit	Description
31:17	<b>Base Address (BA)</b> — R/W. Software programs this field with the base address of this region.
16:4	<b>Memory Size (MSIZE)</b> — RO. Memory size is 128 KB.
3	<b>Prefetchable Memory (PM)</b> — RO. The GbE LAN controller does not implement prefetchable memory.
2:1	<b>Memory Type (MT)</b> — RO. Set to 00b indicating a 32 bit BAR.
0	<b>Memory / IO Space (MIOS)</b> — RO. Set to 0 indicating a Memory Space BAR.

### 11.1.11 MBARB—Memory Base Address Register B (Gigabit LAN—D25:F0)

Address Offset: 14h-17h                      Attribute: R/W, RO  
Default Value: 00000000h                      Size: 32 bits

The internal registers that are used to access the LAN Space in the External FLASH device. Access to these registers are direct memory mapped offsets from the base address register. Software may only access a DWord at a time.

Bit	Description
31:12	<b>Base Address (BA)</b> — R/W. Software programs this field with the base address of this region.
11:4	<b>Memory Size (MSIZE)</b> — RO. Memory size is 4 KB.
3	<b>Prefetchable Memory (PM)</b> — RO. Set to 0b indicating the Gb LAN controller does not implement prefetchable memory.
2:1	<b>Memory Type (MT)</b> — RO. Set to 00b indicating a 32 bit BAR.
0	<b>Memory / IO Space (MIOS)</b> — RO. Set to 0 indicating a Memory Space BAR.

### 11.1.12 MBARC—Memory Base Address Register C (Gigabit LAN—D25:F0)

Address Offset: 18h-1Bh                      Attribute: R/W, RO  
Default Value: 00000001h                      Size: 32 bits

Internal registers, and memories, can be accessed using I/O operations. There are two 4 Byte registers in the I/O mapping window: Addr Reg and Data Reg. Software may only access a DWord at a time.

Bit	Description
31:5	<b>Base Address (BA)</b> — R/W. Software programs this field with the base address of this region.
4:1	<b>I/O Size (IOSIZE)</b> — RO. I/O space size is 32 Bytes.
0	<b>Memory / I/O Space (MIOS)</b> — RO. Set to 1 indicating an I/O Space BAR.



### 11.1.13 SVID—Subsystem Vendor ID Register (Gigabit LAN—D25:F0)

Address Offset: 2Ch–2Dh                      Attribute: RO  
 Default Value: See bit description              Size: 16 bits

Bit	Description
15:0	<b>Subsystem Vendor ID (SVID)</b> — RO. This value may be loaded automatically from the NVM Word 0Ch upon power up or reset depending on the “Load Subsystem ID” bit field in NVM word 0Ah. A value of 8086h is default for this field upon power up if the NVM does not respond or is not programmed. All functions are initialized to the same value.

### 11.1.14 SID—Subsystem ID Register (Gigabit LAN—D25:F0)

Address Offset: 2Eh–2Fh                      Attribute: RO  
 Default Value: See bit description              Size: 16 bits

Bit	Description
15:0	<b>Subsystem ID (SID)</b> — RO. This value may be loaded automatically from the NVM Word 0Bh upon power up or reset depending on the “Load Subsystem ID” bit field in NVM word 0Ah with a default value of 0000h. This value is loadable from NVM word location 0Ah.

### 11.1.15 ERBA—Expansion ROM Base Address Register (Gigabit LAN—D25:F0)

Address Offset: 30h–33h                      Attribute: RO  
 Default Value: See bit description              Size: 32 bits

Bit	Description
31:0	<b>Expansion ROM Base Address (ERBA)</b> — RO. This register is used to define the address and size information for boot-time access to the optional FLASH memory. If no Flash memory exists, this register reports 00000000h.

### 11.1.16 CAPP—Capabilities List Pointer Register (Gigabit LAN—D25:F0)

Address Offset: 34h                              Attribute: RO  
 Default Value: C8h                              Size: 8 bits

Bit	Description
7:0	<b>Capabilities Pointer (PTR)</b> — RO. Indicates that the pointer for the first entry in the capabilities list is at C8h in configuration space.



### 11.1.17 INTR—Interrupt Information Register (Gigabit LAN—D25:F0)

Address Offset: 3Ch–3Dh                      Attribute:                      R/W, RO  
Default Value: 0100h                      Size:                      16 bits  
Function Level Reset: No

Bit	Description
15:8	<b>Interrupt Pin (IPIN)</b> — RO. Indicates the interrupt pin driven by the GbE LAN controller. 01h = The GbE LAN controller implements legacy interrupts on INTA.
7:0	<b>Interrupt Line (ILINE)</b> — R/W. Default = 00h. Software written value to indicate which interrupt line (vector) the interrupt is connected to. No hardware action is taken on this register.

### 11.1.18 MLMG—Maximum Latency/Minimum Grant Register (Gigabit LAN—D25:F0)

Address Offset: 3Eh–3Fh                      Attribute:                      RO  
Default Value: 0000h                      Size:                      16 bits

Bit	Description
7:0	<b>Maximum Latency/Minimum Grant (MLMG)</b> — RO. Not used. Hardwired to 00h.

### 11.1.19 STCL—System Time Control Low Register (Gigabit LAN—D25:F0)

Address Offset: A0h–A3h                      Attribute:                      RO  
Default Value: 00000000h                      Size:                      32 bits

Bit	Description
31:0	<b>System Time Control Low (STCL)</b> — RO. Lower 32 bits of the system time capture used for audio stream synchronization.

### 11.1.20 STCH—System Time Control High Register (Gigabit LAN—D25:F0)

Address Offset: A4h–A7h                      Attribute:                      RO  
Default Value: 00000000h                      Size:                      32 bits

Bit	Description
31:0	<b>System Time Control High (STCH)</b> — RO. Upper 32 bits of the system time capture used for audio stream synchronization.



### 11.1.21 LTRCAP—System Time Control High Register (Gigabit LAN—D25:F0)

Address Offset: A8h–ABh                      Attribute: R/W  
 Default Value: 00000000h                  Size: 32 bits

Bit	Description
31:29	Reserved
28:26	<b>Maximum Non-Snoop Latency Scale (MNSLS)</b> — R/W. Provides a scale for the value contained within the Maximum Non-Snoop Latency Value field. 000b = Value times 1 ns 001b = Value times 32 ns 010b = Value times 1,024 ns 011b = Value times 32,768 ns 100b = Value times 1,048,576 ns 101b = Value times 33,554,432 ns 110b-111b – Reserved
25:16	<b>Maximum Non-Snoop Latency (MNSL)</b> — R/W. Specifies the maximum non-snoop latency that a device is permitted to request. Software should set this to the platform's maximum supported latency or less. This field is also an indicator of the platforms maximum latency, should an endpoint send up LTR Latency Values with the Requirement bit not set.
15:13	Reserved
12:10	<b>Maximum Snoop Latency Scale (MSLS)</b> — R/W. Provides a scale for the value contained within the Maximum Snoop Latency Value field. 000b = Value times 1 ns 001b = Value times 32 ns 010b = Value times 1,024 ns 011b = Value times 32,768 ns 100b = Value times 1,048,576 ns 101b = Value times 33,554,432 ns 110b-111b – Reserved
9:0	<b>Maximum Snoop Latency (MSL)</b> — R/W. Specifies the maximum snoop latency that a device is permitted to request. Software should set this to the platform's maximum supported latency or less. This field is also an indicator of the platforms maximum latency, should an endpoint send up LTR Latency Values with the Requirement bit not set.

### 11.1.22 CLIST1—Capabilities List Register 1 (Gigabit LAN—D25:F0)

Address Offset: C8h–C9h                      Attribute: RO  
 Default Value: D001h                          Size: 16 bits

Bit	Description
15:8	<b>Next Capability (NEXT)</b> — RO. Value of D0h indicates the location of the next pointer.
7:0	<b>Capability ID (CID)</b> — RO. Indicates the linked list item is a PCI Power Management Register.

### 11.1.23 PMC—PCI Power Management Capabilities Register (Gigabit LAN—D25:F0)

Address Offset: CAh–CBh Attribute: RO  
 Default Value: See bit descriptions Size: 16 bits  
 Function Level Reset: No (Bits 15:11 only)

Bit	Description												
15:11	<b>PME_Support (PMES)</b> — RO. This five-bit field indicates the power states in which the function may assert PME#. It depend on PM Ena and AUX-PWR bits in word 0Ah in the NVM:												
	<table border="1"> <thead> <tr> <th>Condition</th> <th>Functionality</th> <th>Value</th> </tr> </thead> <tbody> <tr> <td>PM Ena=0</td> <td>No PME at all states</td> <td>0000b</td> </tr> <tr> <td>PM Ena &amp; AUX-PWR=0</td> <td>PME at D0 and D3hot</td> <td>01001b</td> </tr> <tr> <td>PM Ena &amp; AUX-PWR=1</td> <td>PME at D0, D3hot and D3cold</td> <td>11001b</td> </tr> </tbody> </table>	Condition	Functionality	Value	PM Ena=0	No PME at all states	0000b	PM Ena & AUX-PWR=0	PME at D0 and D3hot	01001b	PM Ena & AUX-PWR=1	PME at D0, D3hot and D3cold	11001b
	Condition	Functionality	Value										
	PM Ena=0	No PME at all states	0000b										
PM Ena & AUX-PWR=0	PME at D0 and D3hot	01001b											
PM Ena & AUX-PWR=1	PME at D0, D3hot and D3cold	11001b											
These bits are not reset by Function Level Reset.													
10	<b>D2_Support (D2S)</b> — RO. The D2 state is not supported.												
9	<b>D1_Support (D1S)</b> — RO. The D1 state is not supported.												
8:6	<b>Aux_Current (AC)</b> — RO. Required current defined in the Data Register.												
5	<b>Device Specific Initialization (DSI)</b> — RO. Set to 1. The GbE LAN Controller requires its device driver to be executed following transition to the D0 un-initialized state.												
4	Reserved												
3	<b>PME Clock (PMEC)</b> — RO. Hardwired to 0.												
2:0	<b>Version (VS)</b> — RO. Hardwired to 010b to indicate support for <i>Revision 1.1 of the PCI Power Management Specification</i> .												

### 11.1.24 PMCS—PCI Power Management Control and Status Register (Gigabit LAN—D25:F0)

Address Offset: CCh–CDh Attribute: R/WC, R/W, RO  
 Default Value: See bit description Size: 16 bits  
 Function Level Reset: No (Bit 8 only)

Bit	Description
15	<b>PME Status (PMES)</b> — R/WC. This bit is set to 1 when the function detects a wake-up event independent of the state of the PMEE bit. Writing a 1 will clear this bit.
14:13	<b>Data Scale (DSC)</b> — RO. This field indicates the scaling factor to be used when interpreting the value of the Data register. For the GbE LAN and common functions this field equals 01b (indicating 0.1 watt units) if the PM is enabled in the NVM, and the Data_Select field is set to 0, 3, 4, 7, (or 8 for Function 0). Else it equals 00b. For the manageability functions this field equals 10b (indicating 0.01 watt units) if the PM is enabled in the NVM, and the Data_Select field is set to 0, 3, 4, 7. Else it equals 00b.
12:9	<b>Data Select (DSL)</b> — R/W. This four-bit field is used to select which data is to be reported through the Data register (offset CFh) and Data_Scale field. These bits are writeable only when the Power Management is enabled using NVM. 0h = D0 Power Consumption 3h = D3 Power Consumption 4h = D0 Power Dissipation 7h = D3 Power Dissipation 8h = Common Power All other values are reserved.





### 11.1.27 MCTL—Message Control Register (Gigabit LAN—D25:F0)

Address Offset: D2h–D3h                      Attribute:                      R/W, RO  
Default Value: 0080h                      Size:                      16 bits

Bit	Description
15:8	Reserved
7	<b>64-bit Capable (CID)</b> — RO. Set to 1 to indicate that the GbE LAN Controller is capable of generating 64-bit message addresses.
6:4	<b>Multiple Message Enable (MME)</b> — RO. Returns 000b to indicate that the GbE LAN controller only supports a single message.
3:1	<b>Multiple Message Capable (MMC)</b> — RO. The GbE LAN controller does not support multiple messages.
0	<b>MSI Enable (MSIE)</b> — R/W. 0 = MSI generation is disabled. 1 = The Gb LAN controller will generate MSI for interrupt assertion instead of INTx signaling.

### 11.1.28 MADDL—Message Address Low Register (Gigabit LAN—D25:F0)

Address Offset: D4h–D7h                      Attribute:                      R/W  
Default Value: See bit description                      Size:                      32 bits

Bit	Description
31:0	<b>Message Address Low (MADDL)</b> — R/W. Written by the system to indicate the lower 32 bits of the address to use for the MSI memory write transaction. The lower two bits will always return 0 regardless of the write operation.

### 11.1.29 MADDH—Message Address High Register (Gigabit LAN—D25:F0)

Address Offset: D8h–DBh                      Attribute:                      R/W  
Default Value: See bit description                      Size:                      32 bits

Bit	Description
31:0	<b>Message Address High (MADDH)</b> — R/W. Written by the system to indicate the upper 32 bits of the address to use for the MSI memory write transaction.

### 11.1.30 MDAT—Message Data Register (Gigabit LAN—D25:F0)

Address Offset: DCh–DDh                      Attribute:                      R/W  
Default Value: See bit description                      Size:                      16 bits

Bit	Description
31:0	<b>Message Data (MDAT)</b> — R/W. Written by the system to indicate the lower 16 bits of the data written in the MSI memory write DWORD transaction. The upper 16 bits of the transaction are written as 0000h.





### 11.1.31 FLRCAP—Function Level Reset Capability (Gigabit LAN—D25:F0)

Address Offset: E0h–E1h    Attribute:                  RO  
Default Value:    0009h    Size:                        16 bits

Bit	Description
15:8	<b>Next Pointer</b> — RO. This field provides an offset to the next capability item in the capability list. The value of 00h indicates the last item in the list.
7:0	<b>Capability ID</b> — RO. The value of this field depends on the FLRCSSSEL bit. 13h = If FLRCSSSEL = 0 09h = If FLRCSSSEL = 1, indicating vendor specific capability. FLRCSSSEL is located at RCBA + 3410(bit 12). See Chapter 10-Chipset Configuration Registers.

### 11.1.32 FLRCLV—Function Level Reset Capability Length and Version Register (Gigabit LAN—D25:F0)

Address Offset: E2h–E3h    Attribute:                  R/WO, RO  
Default Value:    See Description.     Size:                        16 bits  
Function Level Reset: No (Bits 9:8 Only When FLRCSSSEL = 0)

When FLRCSSSEL = 0, this register is defined as follows:

Bit	Description
15:10	Reserved
9	<b>Function Level Reset Capability</b> — R/WO. 1 = Support for Function Level Reset. This bit is not reset by Function Level Reset.
8	<b>TXP Capability</b> — R/WO. 1 = Indicates support for the Transactions Pending (TXP) bit. TXP must be supported if FLR is supported.
7:0	<b>Capability Length</b> — RO. The value of this field indicates the number of bytes of the vendor specific capability as require by the PCI specification. It has the value of 06h for the Function Level Reset capability.

When FLRCSSSEL = 1, this register is defined as follows:

Bit	Description
15:12	<b>Vendor Specific Capability ID</b> — RO. A value of 2h in this field identifies this capability as Function Level Reset.
11:8	<b>Capability Version</b> — RO. The value of this field indicates the version of the Function Level Reset Capability. Default is 0h.
7:0	<b>Capability Length</b> — RO. The value of this field indicates the number of bytes of the vendor specific capability as require by the PCI specification. It has the value of 06h for the Function Level Reset capability.





### 11.2.1 GBECSR\_00—Gigabit Ethernet Capabilities and Status Register 00

Address Offset: MBARA + 00h                      Attribute: R/W  
 Default Value: 00100241h                      Size: 32 bit

Bit	Description
31:25	Reserved
24	<b>PHY Power Down (PHYPDN)</b> — R/W. When cleared (0b), the PHY power down setting is controlled by the internal logic of PCH.
23:0	Reserved

### 11.2.2 GBECSR\_18—Gigabit Ethernet Capabilities and Status Register 18

Address Offset: MBARA + 18h                      Attribute: R/W/SN  
 Default Value: 01501000h                      Size: 32 bit

Bit	Description
31:21	Reserved
20	<b>PHY Power Down Enable (PHYPDEN)</b> — R/W/SN. When set, this bit enables the PHY to enter a low-power state when the LAN controller is at the DMoff/D3 or with no WOL.
19:0	Reserved

### 11.2.3 GBECSR\_20—Gigabit Ethernet Capabilities and Status Register 20

Address Offset: MBARA + 20h                      Attribute: R/W/V  
 Default Value: 1000XXXXh                      Size: 32 bit

Bit	Description
31	<b>WAIT</b> — RO. Set to 1 by the Gigabit Ethernet Controller to indicate that a PCI Express to SMBus transition is taking place. The ME/Host should not issue new MDIC transactions while this bit is set to 1. This bit is auto cleared by HW after the transition has occurred.
30	<b>Error</b> — R/W/V. Set to 1 by the Gigabit Ethernet Controller when it fails to complete an MDI read. Software should make sure this bit is clear before making an MDI read or write command.
29	Reserved
28	<b>Ready Bit (RB)</b> — R/W/V. Set to 1 by the Gigabit Ethernet Controller at the end of the MDI transaction. This bit should be reset to 0 by software at the same time the command is written.
27:26	<b>MDI Type</b> — R/W/V. 01 = MDI Write 10 = MDI Read All other values are reserved.
25:21	<b>LAN Connected Device Address (PHYADD)</b> — R/W/V.
20:16	<b>LAN Connected Device Register Address (PHYREGADD)</b> — R/W/V.
15:0	<b>DATA</b> — R/W/V.



### 11.2.4 GBECSR\_2C—Gigabit Ethernet Capabilities and Status Register 2C

Address Offset: MBARA + 2Ch                      Attribute: R/W  
 Default Value: 00000000h                      Size: 32 bits

Bit	Description
31	<b>WOL Indication Valid (WIV)</b> — R/W. Set to 1 by BIOS to indicate that the WOL indication setting in bit 30 of this register is valid.
30	<b>WOL Enable Setting by BIOS (WESB)</b> — R/W. 1 = WOL Enabled in BIOS. 0 = WOL Disabled in BIOS.
29:0	Reserved

### 11.2.5 GBECSR\_F00—Gigabit Ethernet Capabilities and Status Register F00

Address Offset: MBARA + F00h                      Attribute: R/W/V  
 Default Value: 00010008h                      Size: 32 bits

Bit	Description
31:6	Reserved
5	<b>SW Semaphore FLAG (SWFLAG)</b> — R/W/V. This bit is set by the device driver to gain access permission to shared CSR registers with the firmware and hardware.
4:0	Reserved

### 11.2.6 GBECSR\_F10—Gigabit Ethernet Capabilities and Status Register F10

Address Offset: MBARA + F10h                      Attribute: R/W/SN  
 Default Value: 0004000Ch                      Size: 32 bits

Bit	Description
31:7	Reserved
6	<b>Global GbE Disable (GGD)</b> — R/W/SN. Prevents the PHY from auto-negotiating 1000Mb/s link in all power states.
5:4	Reserved
3	<b>GbE Disable at non D0a</b> — R/W/SN. Prevents the PHY from auto-negotiating 1000Mb/s link in all power states except D0a. This bit must be set since GbE is not supported in Sx states.
2	<b>LPLU in non D0a (LPLUND)</b> — R/W/SN. Enables the PHY to negotiate for the slowest possible link in all power states except D0a.
1	<b>LPLU in D0a (LPLUD)</b> — R/W/SN. Enables the PHY to negotiate for the slowest possible link in all power states. This bit overrides bit 2.
0	Reserved



### 11.2.7 GBECSR\_5400—Gigabit Ethernet Capabilities and Status Register 5400

Address Offset: MBARA + 5400h      Attribute: R/W  
 Default Value: XXXXXXXXh      Size: 32 bits

Bit	Description
31:0	<b>Receive Address Low (RAL)</b> — R/W. The lower 32 bits of the 48 bit Ethernet Address.

### 11.2.8 GBECSR\_5404—Gigabit Ethernet Capabilities and Status Register 5404

Address Offset: MBARA + 5404h      Attribute: R/W  
 Default Value: XXXXXXXXh      Size: 32 bits

Bit	Description
31	<b>Address Valid</b> — R/W.
30:16	Reserved
15:0	<b>Receive Address High (RAH)</b> — R/W. The lower 16 bits of the 48 bit Ethernet Address.

### 11.2.9 GBECSR\_5800—Gigabit Ethernet Capabilities and Status Register 5800

Address Offset: MBARA + 5800h      Attribute: R/W/SN  
 Default Value: 00000008h      Size: 32 bits

Bit	Description
31:1	Reserved
0	<b>Advanced Power Management Enable (APME)</b> — R/W/SN. 1 = APM Wakeup is enabled 0 = APM Wakeup is disabled

### 11.2.10 GBECSR\_5B54—Gigabit Ethernet Capabilities and Status Register 5B54

Address Offset: MBARA + 5B54h      Attribute: RO  
 Default Value: 60000040h      Size: 32 bits

Bit	Description
31:16	Reserved
15	<b>Firmware Valid Bit (FWVAL)</b> — RO. 1 = Firmware is ready 0 = Firmware is not ready
14:0	Reserved

## §





# 12 LPC Interface Bridge Registers (D31:F0)

The LPC bridge function of the PCH resides in PCI D31:F0. This function contains many other functional units, such as DMA and Interrupt controllers, Timers, Power Management, System Management, GPIO, RTC, and LPC Configuration Registers.

Registers and functions associated with other functional units are described in their respective sections.

## 12.1 PCI Configuration Registers (LPC I/F—D31:F0)

**Note:** Address locations that are not shown should be treated as Reserved.

**Table 12-1. LPC Interface PCI Register Address Map (LPC I/F—D31:F0) (Sheet 1 of 2)**

Offset	Mnemonic	Register Name	Default	Attribute
00h–01h	VID	Vendor Identification	8086h	RO
02h–03h	DID	Device Identification	See register description	RO
04h–05h	PCICMD	PCI Command	0007h	R/W, RO
06h–07h	PCISTS	PCI Status	0210h	R/WC, RO
08h	RID	Revision Identification	See register description	R/WO
09h	PI	Programming Interface	00h	RO
0Ah	SCC	Sub Class Code	01h	RO
0Bh	BCC	Base Class Code	06h	RO
0Dh	PLT	Primary Latency Timer	00h	RO
0Eh	HEADTYP	Header Type	80h	RO
2Ch–2Fh	SS	Sub System Identifiers	00000000h	R/WO
40h–43h	PMBASE	ACPI Base Address	00000001h	R/W, RO
44h	ACPI_CNTL	ACPI Control	00h	R/W
48h–4Bh	GPIOBASE	GPIO Base Address	00000001h	R/W, RO
4Ch	GC	GPIO Control	00h	R/W
60h–63h	PIRQ[n]_ROUT	PIRQ[A–D] Routing Control	80808080h	R/W
64h	SIRQ_CNTL	Serial IRQ Control	10h	R/W, RO
68h–6Bh	PIRQ[n]_ROUT	PIRQ[E–H] Routing Control	80808080h	R/W
6Ch–6Dh	LPC_IBDF	IOxAPIC Bus:Device:Function	00F8h	R/W
70h–7Fh	LPC_HnBDF	HPET Configuration	00F8h	R/W
80h	LPC_I/O_DEC	I/O Decode Ranges	0000h	R/W
82h–83h	LPC_EN	LPC I/F Enables	0000h	R/W
84h–87h	GEN1_DEC	LPC I/F Generic Decode Range 1	00000000h	R/W
88h–8Bh	GEN2_DEC	LPC I/F Generic Decode Range 2	00000000h	R/W
8Ch–8Eh	GEN3_DEC	LPC I/F Generic Decode Range 3	00000000h	R/W



**Table 12-1. LPC Interface PCI Register Address Map (LPC I/F–D31:F0) (Sheet 2 of 2)**

Offset	Mnemonic	Register Name	Default	Attribute
90h–93h	GEN4_DEC	LPC I/F Generic Decode Range 4	00000000h	R/W
94h–97h	ULKMC	USB Legacy Keyboard / Mouse Control	00000000h	RO, R/WC, R/W, RW1L
98h–9Bh	LGMR	LPC I/F Generic Memory Range	00000000h	R/W
A0h–CFh		Power Management (See <a href="#">Section 12.9.1</a> )		
D0h–D3h	BIOS_SEL1	BIOS Select 1	00112233h	R/W, RO
D4h–D5h	BIOS_SEL2	BIOS Select 2	4567h	R/W
D8h–D9h	BIOS_DEC_EN1	BIOS Decode Enable 1	FFCFh	R/W, RO
DCh	BIOS_CNTL	BIOS Control	00h	R/WLO, R/W, RO
E0h–E1h	FDCAP	Feature Detection Capability ID	0009h	RO
E2h	FDLEN	Feature Detection Capability Length	0Ch	RO
E3h	FDVER	Feature Detection Version	10h	RO
E4h–E7h	FVECIDX	Feature Vector Index	00000000h	R/W
E8h–EBh	FVECD	Feature Vector Data	See Description	RO
F0h–F3h	RCBA	Root Complex Base Address	00000000h	R/W

### 12.1.1 VID—Vendor Identification Register (LPC I/F–D31:F0)

Offset Address: 00h–01h                      Attribute: RO  
 Default Value: 8086h                      Size: 16-bit  
 Lockable: No                      Power Well: Core

Bit	Description
15:0	<b>Vendor ID</b> — RO. This is a 16-bit value assigned to Intel. Intel VID = 8086h

### 12.1.2 DID—Device Identification Register (LPC I/F–D31:F0)

Offset Address: 02h–03h                      Attribute: RO  
 Default Value: See bit description                      Size: 16-bit  
 Lockable: No                      Power Well: Core

Bit	Description
15:0	<b>Device ID</b> — RO. This is a 16-bit value assigned to the PCH LPC bridge. See <a href="#">Section 1.4</a> for the value of the DID Register.





### 12.1.3 PCICMD—PCI COMMAND Register (LPC I/F—D31:F0)

Offset Address: 04h–05h                      Attribute:                R/W, RO  
 Default Value: 0007h                      Size:                      16-bit  
 Lockable:                      No                          Power Well:              Core

Bit	Description
15:10	Reserved
9	<b>Fast Back to Back Enable (FBE)</b> — RO. Hardwired to 0.
8	<b>SERR# Enable (SERR_EN)</b> — R/W. The LPC bridge generates SERR# if this bit is set.
7	<b>Wait Cycle Control (WCC)</b> — RO. Hardwired to 0.
6	<b>Parity Error Response Enable (PERE)</b> — R/W. 0 = No action is taken when detecting a parity error. 1 = Enables the PCH LPC bridge to respond to parity errors detected on backbone interface.
5	<b>VGA Palette Snoop (VPS)</b> — RO. Hardwired to 0.
4	<b>Memory Write and Invalidate Enable (MWIE)</b> — RO. Hardwired to 0.
3	<b>Special Cycle Enable (SCE)</b> — RO. Hardwired to 0.
2	<b>Bus Master Enable (BME)</b> — RO. Bus Masters cannot be disabled.
1	<b>Memory Space Enable (MSE)</b> — RO. Memory space cannot be disabled on LPC.
0	<b>I/O Space Enable (IOSE)</b> — RO. I/O space cannot be disabled on LPC.

### 12.1.4 PCISTS—PCI Status Register (LPC I/F—D31:F0)

Offset Address: 06h–07h                      Attribute:                RO, R/WC  
 Default Value: 0210h                      Size:                      16-bit  
 Lockable:                      No                          Power Well:              Core

**Note:** For the writable bits, software must write a 1 to clear bits that are set. Writing a 0 to the bit has no effect.

Bit	Description
15	<b>Detected Parity Error (DPE)</b> — R/WC. Set when the LPC bridge detects a parity error on the internal backbone. Set even if the PCICMD.PERE bit (D31:F0:04, bit 6) is 0. 0 = Parity Error Not detected. 1 = Parity Error detected.
14	<b>Signaled System Error (SSE)</b> — R/WC. Set when the LPC bridge signals a system error to the internal SERR# logic.
13	<b>Master Abort Status (RMA)</b> — R/WC. 0 = Unsupported request status not received. 1 = The bridge received a completion with unsupported request status from the backbone.
12	<b>Received Target Abort (RTA)</b> — R/WC. 0 = Completion abort not received. 1 = Completion with completion abort received from the backbone.
11	<b>Signaled Target Abort (STA)</b> — R/WC. 0 = Target abort Not generated on the backbone. 1 = LPC bridge generated a completion packet with target abort status on the backbone.
10:9	<b>DEVSEL# Timing Status (DEV_STS)</b> — RO. 01 = Medium Timing.



Bit	Description
8	<b>Data Parity Error Detected (DPED)</b> – R/WC. 0 = All conditions listed below Not met. 1 = Set when all three of the following conditions are met: <ul style="list-style-type: none"> <li>LPC bridge receives a completion packet from the backbone from a previous request,</li> <li>Parity error has been detected (D31:F0:06, bit 15)</li> <li>PCICMD.PERE bit (D31:F0:04, bit 6) is set.</li> </ul>
7	<b>Fast Back to Back Capable (FBC)</b> – RO. Hardwired to 0.
6	Reserved
5	<b>66 MHz Capable (66MHZ_CAP)</b> – RO. Hardwired to 0.
4	<b>Capabilities List (CLIST)</b> – RO. Capability list exists on the LPC bridge.
3	<b>Interrupt Status (IS)</b> – RO. The LPC bridge does not generate interrupts.
2:0	Reserved

### 12.1.5 RID—Revision Identification Register (LPC I/F—D31:F0)

Offset Address: 08h Attribute: R/WO  
 Default Value: See bit description Size: 8 bits

Bit	Description
7:0	<b>Revision ID (RID)</b> – R/WO. See Section 1.4 or the specification update for the value of the RID Register.

### 12.1.6 PI—Programming Interface Register (LPC I/F—D31:F0)

Offset Address: 09h Attribute: RO  
 Default Value: 00h Size: 8 bits

Bit	Description
7:0	<b>Programming Interface</b> – RO.

### 12.1.7 SCC—Sub Class Code Register (LPC I/F—D31:F0)

Offset Address: 0Ah Attribute: RO  
 Default Value: 01h Size: 8 bits

Bit	Description
7:0	<b>Sub Class Code</b> – RO. 8-bit value that indicates the category of bridge for the LPC bridge. 01h = PCI-to-ISA bridge.

### 12.1.8 BCC—Base Class Code Register (LPC I/F—D31:F0)

Offset Address: 0Bh Attribute: RO  
 Default Value: 06h Size: 8 bits

Bit	Description
7:0	<b>Base Class Code</b> – RO. 8-bit value that indicates the type of device for the LPC bridge. 06h = Bridge device.



**12.1.9 PLT—Primary Latency Timer Register (LPC I/F—D31:F0)**

Offset Address: 0Dh    Attribute: RO  
 Default Value: 00h    Size: 8 bits

Bit	Description
7:3	<b>Master Latency Count (MLC)</b> – Reserved
2:0	Reserved

**12.1.10 HEADTYP—Header Type Register (LPC I/F—D31:F0)**

Offset Address: 0Eh    Attribute: RO  
 Default Value: 80h    Size: 8 bits

Bit	Description
7	<b>Multi-Function Device</b> – RO. This bit is 1 to indicate a multi-function device.
6:0	<b>Header Type</b> – RO. This 7-bit field identifies the header layout of the configuration space.

**12.1.11 SS—Sub System Identifiers Register (LPC I/F—D31:F0)**

Offset Address: 2Ch–2Fh    Attribute: R/WO  
 Default Value: 00000000h    Size: 32 bits

This register is initialized to logic 0 by the assertion of PLTRST#. This register can be written only once after PLTRST# de-assertion.

Bit	Description
31:16	<b>Subsystem ID (SSID)</b> – R/WO. This is written by BIOS. No hardware action taken on this value.
15:0	<b>Subsystem Vendor ID (SSVID)</b> – R/WO. This is written by BIOS. No hardware action taken on this value.

**12.1.12 CAPP – Capability List Pointer Register (LPC I/F—D31:F0)**

Offset Address: 34h    Attribute: RO  
 Default Value: E0h    Size: 8 bits

Bit	Description
7:0	<b>Capability Pointer (CP)</b> – RO. Indicates the offset of the first Capability Item.



### 12.1.13 PMBASE—ACPI Base Address Register (LPC I/F—D31:F0)

Offset Address:	40h–43h	Attribute:	R/W, RO
Default Value:	00000001h	Size:	32 bit
Lockable:	No	Usage:	ACPI, Legacy
		Power Well:	Core


Sets base address for ACPI I/O registers, GPIO registers and TCO I/O registers. These registers can be mapped anywhere in the 64-K I/O space on 128-byte boundaries.

Bit	Description
31:16	Reserved
15:7	<b>Base Address</b> — R/W. This field provides 128 bytes of I/O space for ACPI, GPIO, and TCO logic. This is placed on a 128-byte boundary.
6:1	Reserved
0	<b>Resource Type Indicator (RTE)</b> — RO. Hardwired to 1 to indicate I/O space.

### 12.1.14 ACPI\_CNTL—ACPI Control Register (LPC I/F—D31:F0)

Offset Address:	44h	Attribute:	R/W
Default Value:	00h	Size:	8 bit
Lockable:	No	Usage:	ACPI, Legacy
		Power Well:	Core

Bit	Description																		
7	<b>ACPI Enable (ACPI_EN)</b> — R/W. 0 = Disable. 1 = Decode of the I/O range pointed to by the ACPI base register is enabled, and the ACPI power management function is enabled. Note that the APM power management ranges (B2/B3h) are always enabled and are not affected by this bit.																		
6:3	Reserved																		
2:0	<b>SCI IRQ Select (SCI_IRQ_SEL)</b> — R/W. Specifies on which IRQ the SCI will internally appear. If not using the APIC, the SCI must be routed to IRQ9–11, and that interrupt is not sharable with the SERIRQ stream, but is shareable with other PCI interrupts. If using the APIC, the SCI can also be mapped to IRQ20–23, and can be shared with other interrupts.  <table border="1"> <thead> <tr> <th>Bits</th> <th>SCI Map</th> </tr> </thead> <tbody> <tr> <td>000b</td> <td>IRQ9</td> </tr> <tr> <td>001b</td> <td>IRQ10</td> </tr> <tr> <td>010b</td> <td>IRQ11</td> </tr> <tr> <td>011b</td> <td>Reserved</td> </tr> <tr> <td>100b</td> <td>IRQ20 (Only available if APIC enabled)</td> </tr> <tr> <td>101b</td> <td>IRQ21 (Only available if APIC enabled)</td> </tr> <tr> <td>110b</td> <td>IRQ22 (Only available if APIC enabled)</td> </tr> <tr> <td>111b</td> <td>IRQ23 (Only available if APIC enabled)</td> </tr> </tbody> </table> When the interrupt is mapped to APIC interrupts 9, 10 or 11, the APIC should be programmed for active-high reception. When the interrupt is mapped to APIC interrupts 20 through 23, the APIC should be programmed for active-low reception.	Bits	SCI Map	000b	IRQ9	001b	IRQ10	010b	IRQ11	011b	Reserved	100b	IRQ20 (Only available if APIC enabled)	101b	IRQ21 (Only available if APIC enabled)	110b	IRQ22 (Only available if APIC enabled)	111b	IRQ23 (Only available if APIC enabled)
Bits	SCI Map																		
000b	IRQ9																		
001b	IRQ10																		
010b	IRQ11																		
011b	Reserved																		
100b	IRQ20 (Only available if APIC enabled)																		
101b	IRQ21 (Only available if APIC enabled)																		
110b	IRQ22 (Only available if APIC enabled)																		
111b	IRQ23 (Only available if APIC enabled)																		



### 12.1.15 GPIOBASE—GPIO Base Address Register (LPC I/F—D31:F0)

Offset Address: 48h–4Bh                      Attribute: R/W, RO  
 Default Value: 0000001h                  Size: 32 bit

Bit	Description
31:16	Reserved. Always 0.
15:7	<b>Base Address (BA)</b> — R/W. Provides the 128 bytes of I/O space for GPIO.
6:1	Reserved. Always 0.
0	RO. Hardwired to 1 to indicate I/O space.

### 12.1.16 GC—GPIO Control Register (LPC I/F—D31:F0)

Offset Address: 4Ch                              Attribute: R/W  
 Default Value: 00h                              Size: 8 bit

Bit	Description
7:5	Reserved
4	<b>GPIO Enable (EN)</b> — R/W. This bit enables/disables decode of the I/O range pointed to by the GPIO Base Address register (D31:F0:48h) and enables the GPIO function. 0 = Disable. 1 = Enable.
3:1	Reserved
0	<b>GPIO Lockdown Enable (GLE)</b> — R/W. This bit enables lockdown of the following GPIO registers: <ul style="list-style-type: none"> <li>• Offset 00h: GPIO_USE_SEL</li> <li>• Offset 04h: GP_IO_SEL</li> <li>• Offset 0Ch: GP_LVL</li> <li>• Offset 30h: GPIO_USE_SEL2</li> <li>• Offset 34h: GP_IO_SEL2</li> <li>• Offset 38h: GP_LVL2</li> <li>• Offset 40h: GPIO_USE_SEL3</li> <li>• Offset 44h: GP_IO_SEL3</li> <li>• Offset 48h: GP_LVL3</li> <li>• Offset 60h: GP_RST_SEL</li> </ul> 0 = Disable. 1 = Enable. When this bit is written from 1-to-0, an SMI# is generated, if enabled. This ensures that only SMM code can change the above GPIO registers after they are locked down.



### 12.1.17 PIRQ[n]\_ROUT—PIRQ[A,B,C,D] Routing Control Register (LPC I/F—D31:F0)

Offset Address: PIRQA – 60h, PIRQB – 61h, Attribute:R/W  
 PIRQC – 62h, PIRQD – 63h  
 Default Value: 80h Size:8 bit  
 Lockable: No Power Well:Core

Bit	Description																																				
7	<p><b>Interrupt Routing Enable (IRQEN)</b> – R/W.</p> <p>0 = The corresponding PIRQ is routed to one of the ISA-compatible interrupts specified in bits[3:0].</p> <p>1 = The PIRQ is not routed to the 8259.</p> <p><b>Note:</b> BIOS must program this bit to 0 during POST for any of the PIRQs that are being used. The value of this bit may subsequently be changed by the OS when setting up for I/O APIC interrupt delivery mode.</p>																																				
6:4	Reserved																																				
3:0	<p><b>IRQ Routing</b> – R/W. (ISA compatible.)</p> <table border="1"> <thead> <tr> <th>Value</th> <th>IRQ</th> <th>Value</th> <th>IRQ</th> </tr> </thead> <tbody> <tr> <td>0000b</td> <td>Reserved</td> <td>1000b</td> <td>Reserved</td> </tr> <tr> <td>0001b</td> <td>Reserved</td> <td>1001b</td> <td>IRQ9</td> </tr> <tr> <td>0010b</td> <td>Reserved</td> <td>1010b</td> <td>IRQ10</td> </tr> <tr> <td>0011b</td> <td>IRQ3</td> <td>1011b</td> <td>IRQ11</td> </tr> <tr> <td>0100b</td> <td>IRQ4</td> <td>1100b</td> <td>IRQ12</td> </tr> <tr> <td>0101b</td> <td>IRQ5</td> <td>1101b</td> <td>Reserved</td> </tr> <tr> <td>0110b</td> <td>IRQ6</td> <td>1110b</td> <td>IRQ14</td> </tr> <tr> <td>0111b</td> <td>IRQ7</td> <td>1111b</td> <td>IRQ15</td> </tr> </tbody> </table>	Value	IRQ	Value	IRQ	0000b	Reserved	1000b	Reserved	0001b	Reserved	1001b	IRQ9	0010b	Reserved	1010b	IRQ10	0011b	IRQ3	1011b	IRQ11	0100b	IRQ4	1100b	IRQ12	0101b	IRQ5	1101b	Reserved	0110b	IRQ6	1110b	IRQ14	0111b	IRQ7	1111b	IRQ15
Value	IRQ	Value	IRQ																																		
0000b	Reserved	1000b	Reserved																																		
0001b	Reserved	1001b	IRQ9																																		
0010b	Reserved	1010b	IRQ10																																		
0011b	IRQ3	1011b	IRQ11																																		
0100b	IRQ4	1100b	IRQ12																																		
0101b	IRQ5	1101b	Reserved																																		
0110b	IRQ6	1110b	IRQ14																																		
0111b	IRQ7	1111b	IRQ15																																		

### 12.1.18 SIRQ\_CNTL—Serial IRQ Control Register (LPC I/F—D31:F0)

Offset Address: 64h Attribute: R/W, RO  
 Default Value: 10h Size: 8 bit  
 Lockable: No Power Well: Core

Bit	Description
7	<p><b>Serial IRQ Enable (SIRQEN)</b> – R/W.</p> <p>0 = The buffer is input only and internally SERIRQ will be a 1.</p> <p>1 = Serial IRQs will be recognized. The SERIRQ pin will be configured as SERIRQ.</p>



Bit	Description
6	<p><b>Serial IRQ Mode Select (SIRQMD)</b> — R/W.            0 = The serial IRQ machine will be in quiet mode.            1 = The serial IRQ machine will be in continuous mode.</p> <p><b>Note:</b> For systems using Quiet Mode, this bit should be set to 1 (Continuous Mode) for at least one frame after coming out of reset before switching back to Quiet Mode. Failure to do so will result in the PCH not recognizing SERIRQ interrupts.</p>
5:2	<p><b>Serial IRQ Frame Size (SIRQSZ)</b> — RO. Fixed field that indicates the size of the SERIRQ frame as 21 frames.</p>
1:0	<p><b>Start Frame Pulse Width (SFPW)</b> — R/W. This is the number of PCI clocks that the SERIRQ pin will be driven low by the serial IRQ machine to signal a start frame. In continuous mode, the PCH will drive the start frame for the number of clocks specified. In quiet mode, the PCH will drive the start frame for the number of clocks specified minus one, as the first clock was driven by the peripheral.</p> <p>00 = 4 clocks            01 = 6 clocks            10 = 8 clocks            11 = Reserved</p>

### 12.1.19 PIRQ[n]\_ROUT—PIRQ[E,F,G,H] Routing Control Register (LPC I/F—D31:F0)

Offset Address: PIRQE – 68h, PIRQF – 69h, Attribute:R/W  
 PIRQG – 6Ah, PIRQH – 6Bh  
 Default Value: 80h Size:8 bit  
 Lockable: No Power Well:Core

Bit	Description																																				
7	<p><b>Interrupt Routing Enable (IRQEN)</b> — R/W.            0 = The corresponding PIRQ is routed to one of the ISA-compatible interrupts specified in bits[3:0].            1 = The PIRQ is not routed to the 8259.</p> <p><b>Note:</b> BIOS must program this bit to 0 during POST for any of the PIRQs that are being used. The value of this bit may subsequently be changed by the OS when setting up for I/O APIC interrupt delivery mode.</p>																																				
6:4	Reserved																																				
3:0	<p><b>IRQ Routing</b> — R/W. (ISA compatible.)</p> <table border="1"> <thead> <tr> <th>Value</th> <th>IRQ</th> <th>Value</th> <th>IRQ</th> </tr> </thead> <tbody> <tr> <td>0000b</td> <td>Reserved</td> <td>1000b</td> <td>Reserved</td> </tr> <tr> <td>0001b</td> <td>Reserved</td> <td>1001b</td> <td>IRQ9</td> </tr> <tr> <td>0010b</td> <td>Reserved</td> <td>1010b</td> <td>IRQ10</td> </tr> <tr> <td>0011b</td> <td>IRQ3</td> <td>1011b</td> <td>IRQ11</td> </tr> <tr> <td>0100b</td> <td>IRQ4</td> <td>1100b</td> <td>IRQ12</td> </tr> <tr> <td>0101b</td> <td>IRQ5</td> <td>1101b</td> <td>Reserved</td> </tr> <tr> <td>0110b</td> <td>IRQ6</td> <td>1110b</td> <td>IRQ14</td> </tr> <tr> <td>0111b</td> <td>IRQ7</td> <td>1111b</td> <td>IRQ15</td> </tr> </tbody> </table>	Value	IRQ	Value	IRQ	0000b	Reserved	1000b	Reserved	0001b	Reserved	1001b	IRQ9	0010b	Reserved	1010b	IRQ10	0011b	IRQ3	1011b	IRQ11	0100b	IRQ4	1100b	IRQ12	0101b	IRQ5	1101b	Reserved	0110b	IRQ6	1110b	IRQ14	0111b	IRQ7	1111b	IRQ15
Value	IRQ	Value	IRQ																																		
0000b	Reserved	1000b	Reserved																																		
0001b	Reserved	1001b	IRQ9																																		
0010b	Reserved	1010b	IRQ10																																		
0011b	IRQ3	1011b	IRQ11																																		
0100b	IRQ4	1100b	IRQ12																																		
0101b	IRQ5	1101b	Reserved																																		
0110b	IRQ6	1110b	IRQ14																																		
0111b	IRQ7	1111b	IRQ15																																		



### 12.1.20 LPC\_IBDF—IOxAPIC Bus:Device:Function (LPC I/F—D31:F0)

Offset Address: 6Ch–6Dh Attribute: R/W  
Default Value: 00F8h Size: 16 bit

Bit	Description								
15:0	<p><b>IOxAPIC Bus:Device:Function (IBDF)</b> — R/W. This field specifies the bus:device:function that PCH’s IOxAPIC will be using for the following:</p> <ul style="list-style-type: none"> <li>As the Requester ID when initiating Interrupt Messages to the processor.</li> <li>As the Completer ID when responding to the reads targeting the IOxAPIC’s Memory-Mapped I/O registers.</li> </ul> <p>The 16-bit field comprises the following:</p> <table border="1"> <thead> <tr> <th>Bits</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>15:8</td> <td>Bus Number</td> </tr> <tr> <td>7:3</td> <td>Device Number</td> </tr> <tr> <td>2:0</td> <td>Function Number</td> </tr> </tbody> </table> <p>This field defaults to Bus 0: Device 31: Function 0 after reset. BIOS can program this field to provide a unique bus:device:function number for the internal IOxAPIC.</p>	Bits	Description	15:8	Bus Number	7:3	Device Number	2:0	Function Number
Bits	Description								
15:8	Bus Number								
7:3	Device Number								
2:0	Function Number								


### 12.1.21 LPC\_HnBDF – HPET n Bus:Device:Function (LPC I/F—D31:F0)

Address Offset H0BDF 70h–71h  
H1BDF 72h–73h  
H2BDF 74h–75h  
H3BDF 76h–77h  
H4BDF 78h–79h  
H5BDF 7Ah–7Bh  
H6BDF 7Ch–7Dh  
H7BDF 7Eh–7Fh

Default Value: 00F8h Attribute: R/W  
Size: 16 bit

Bit	Description								
15:0	<p><b>HPET n Bus:Device:Function (HnBDF)</b> — R/W. This field specifies the bus:device:function that the PCH’s HPET n will be using in the following:</p> <ul style="list-style-type: none"> <li>As the Requester ID when initiating Interrupt Messages to the processor</li> <li>As the Completer ID when responding to the reads targeting the corresponding HPET’s Memory-Mapped I/O registers</li> </ul> <p>The 16-bit field comprises the following:</p> <table border="1"> <thead> <tr> <th>Bits</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>15:8</td> <td>Bus Number</td> </tr> <tr> <td>7:3</td> <td>Device Number</td> </tr> <tr> <td>2:0</td> <td>Function Number</td> </tr> </tbody> </table> <p>This field is default to Bus 0: Device 31: Function 0 after reset. BIOS shall program this field accordingly if unique bus:device:function number is required for the corresponding HPET.</p>	Bits	Description	15:8	Bus Number	7:3	Device Number	2:0	Function Number
Bits	Description								
15:8	Bus Number								
7:3	Device Number								
2:0	Function Number								





**12.1.22 LPC\_I/O\_DEC—I/O Decode Ranges Register (LPC I/F—D31:F0)**

Offset Address: 80h                                      Attribute: R/W  
 Default Value: 0000h                                  Size: 16 bit

Bit	Description
15:13	Reserved
12	<b>FDD Decode Range</b> — R/W. Determines which range to decode for the FDD Port 0 = 3F0h – 3F5h, 3F7h (Primary) 1 = 370h – 375h, 377h (Secondary)
11:10	Reserved
9:8	<b>LPT Decode Range</b> — R/W. This field determines which range to decode for the LPT Port. 00 = 378h – 37Fh and 778h – 77Fh 01 = 278h – 27Fh (port 279h is read only) and 678h – 67Fh 10 = 3BCh – 3BEh and 7BCh – 7BEh 11 = Reserved
7	Reserved
6:4	<b>COMB Decode Range</b> — R/W. This field determines which range to decode for the COMB Port. 000 = 3F8h – 3FFh (COM1) 001 = 2F8h – 2FFh (COM2) 010 = 220h – 227h 011 = 228h – 22Fh 100 = 238h – 23Fh 101 = 2E8h – 2EFh (COM4) 110 = 338h – 33Fh 111 = 3E8h – 3EFh (COM3)
3	Reserved
2:0	<b>COMA Decode Range</b> — R/W. This field determines which range to decode for the COMA Port. 000 = 3F8h – 3FFh (COM1) 001 = 2F8h – 2FFh (COM2) 010 = 220h – 227h 011 = 228h – 22Fh 100 = 238h – 23Fh 101 = 2E8h – 2EFh (COM4) 110 = 338h – 33Fh 111 = 3E8h – 3EFh (COM3)

**12.1.23 LPC\_EN—LPC I/F Enables Register (LPC I/F—D31:F0)**

Offset Address: 82h – 83h                              Attribute: R/W  
 Default Value: 0000h                                  Size: 16 bit  
 Power Well: Core

Bit	Description
15:14	Reserved
13	<b>CNF2_LPC_EN</b> — R/W. Microcontroller Enable # 2. 0 = Disable. 1 = Enables the decoding of the I/O locations 4Eh and 4Fh to the LPC interface. This range is used for a microcontroller.
12	<b>CNF1_LPC_EN</b> — R/W. Super I/O Enable. 0 = Disable. 1 = Enables the decoding of the I/O locations 2Eh and 2Fh to the LPC interface. This range is used for Super I/O devices.



Bit	Description
11	<b>MC_LPC_EN</b> — R/W. Microcontroller Enable # 1. 0 = Disable. 1 = Enables the decoding of the I/O locations 62h and 66h to the LPC interface. This range is used for a microcontroller.
10	<b>KBC_LPC_EN</b> — R/W. Keyboard Enable. 0 = Disable. 1 = Enables the decoding of the I/O locations 60h and 64h to the LPC interface. This range is used for a microcontroller.
9	<b>GAMEH_LPC_EN</b> — R/W. High Gameport Enable 0 = Disable. 1 = Enables the decoding of the I/O locations 208h to 20Fh to the LPC interface. This range is used for a gameport.
8	<b>GAMEL_LPC_EN</b> — R/W. Low Gameport Enable 0 = Disable. 1 = Enables the decoding of the I/O locations 200h to 207h to the LPC interface. This range is used for a gameport.
7:4	Reserved
3	<b>FDD_LPC_EN</b> — R/W. Floppy Drive Enable 0 = Disable. 1 = Enables the decoding of the FDD range to the LPC interface. This range is selected in the LPC_FDD/LPT Decode Range Register (D31:F0:80h, bit 12).
2	<b>LPT_LPC_EN</b> — R/W. Parallel Port Enable 0 = Disable. 1 = Enables the decoding of the LPT range to the LPC interface. This range is selected in the LPC_FDD/LPT Decode Range Register (D31:F0:80h, bit 9:8).
1	<b>COMB_LPC_EN</b> — R/W. Com Port B Enable 0 = Disable. 1 = Enables the decoding of the COMB range to the LPC interface. This range is selected in the LPC_COM Decode Range Register (D31:F0:80h, bits 6:4).
0	<b>COMA_LPC_EN</b> — R/W. Com Port A Enable 0 = Disable. 1 = Enables the decoding of the COMA range to the LPC interface. This range is selected in the LPC_COM Decode Range Register (D31:F0:80h, bits 3:2).

### 12.1.24 GEN1\_DEC—LPC I/F Generic Decode Range 1 Register (LPC I/F—D31:F0)

Offset Address: 84h – 87h  
Default Value: 00000000h

Attribute: R/W  
Size: 32 bit  
Power Well: Core

Bit	Description
31:24	Reserved
23:18	<b>Generic I/O Decode Range Address[7:2] Mask</b> — R/W. A 1 in any bit position indicates that any value in the corresponding address bit in a received cycle will be treated as a match. The corresponding bit in the Address field, below, is ignored. The mask is only provided for the lower 6 bits of the DWord address, allowing for decoding blocks up to 256 bytes in size.
17:16	Reserved
15:2	<b>Generic I/O Decode Range 1 Base Address (GEN1_BASE)</b> — R/W. <b>Note:</b> The PCH does not provide decode down to the word or byte level
1	Reserved
0	<b>Generic Decode Range 1 Enable (GEN1_EN)</b> — R/W. 0 = Disable. 1 = Enable the GEN1 I/O range to be forwarded to the LPC I/F



### 12.1.25 GEN2\_DEC—LPC I/F Generic Decode Range 2 Register (LPC I/F—D31:F0)

Offset Address: 88h – 8Bh  
 Default Value: 00000000h

Attribute: R/W  
 Size: 32 bit  
 Power Well: Core


Bit	Description
31:24	Reserved
23:18	<b>Generic I/O Decode Range Address[7:2] Mask</b> — R/W. A 1 in any bit position indicates that any value in the corresponding address bit in a received cycle will be treated as a match. The corresponding bit in the Address field, below, is ignored. The mask is only provided for the lower 6 bits of the DWord address, allowing for decoding blocks up to 256 bytes in size.
17:16	Reserved
15:2	<b>Generic I/O Decode Range 2 Base Address (GEN1_BASE)</b> — R/W. <b>Note:</b> The PCH does not provide decode down to the word or byte level.
1	Reserved
0	<b>Generic Decode Range 2 Enable (GEN2_EN)</b> — R/W. 0 = Disable. 1 = Enable the GEN2 I/O range to be forwarded to the LPC I/F

### 12.1.26 GEN3\_DEC—LPC I/F Generic Decode Range 3 Register (LPC I/F—D31:F0)

Offset Address: 8Ch – 8Eh  
 Default Value: 00000000h

Attribute: R/W  
 Size: 32 bit  
 Power Well: Core

Bit	Description
31:24	Reserved
23:18	<b>Generic I/O Decode Range Address[7:2] Mask</b> — R/W. A 1 in any bit position indicates that any value in the corresponding address bit in a received cycle will be treated as a match. The corresponding bit in the Address field, below, is ignored. The mask is only provided for the lower 6 bits of the DWord address, allowing for decoding blocks up to 256 bytes in size.
17:16	Reserved
15:2	<b>Generic I/O Decode Range 3 Base Address (GEN3_BASE)</b> — R/W. <b>Note:</b> The PCH Does not provide decode down to the word or byte level
1	Reserved
0	<b>Generic Decode Range 3 Enable (GEN3_EN)</b> — R/W. 0 = Disable. 1 = Enable the GEN3 I/O range to be forwarded to the LPC I/F



### 12.1.27 GEN4\_DEC—LPC I/F Generic Decode Range 4 Register (LPC I/F—D31:F0)

Offset Address: 90h – 93h Attribute: R/W  
 Default Value: 00000000h Size: 32 bit  
 Power Well: Core

Bit	Description
31:24	Reserved
23:18	<b>Generic I/O Decode Range Address[7:2] Mask</b> — R/W. A 1 in any bit position indicates that any value in the corresponding address bit in a received cycle will be treated as a match. The corresponding bit in the Address field, below, is ignored. The mask is only provided for the lower 6 bits of the DWord address, allowing for decoding blocks up to 256 bytes in size.
17:16	Reserved
15:2	<b>Generic I/O Decode Range 4 Base Address (GEN4_BASE)</b> — R/W. <b>Note:</b> The PCH Does not provide decode down to the word or byte level
1	Reserved
0	<b>Generic Decode Range 4 Enable (GEN4_EN)</b> — R/W. 0 = Disable. 1 = Enable the GEN4 I/O range to be forwarded to the LPC I/F

### 12.1.28 ULKMC—USB Legacy Keyboard / Mouse Control Register(LPC I/F—D31:F0)

Offset Address: 94h – 97h Attribute: RO, R/WC, R/W, RW1L  
 Default Value: 00000000h Size: 32 bit  
 Power Well: Core

Bit	Description
31:16	Reserved
15	<b>SMI Caused by End of Pass-Through (SMIBYENDPS)</b> — R/WC. This bit indicates if the event occurred. Note that even if the corresponding enable bit is not set in bit 7, then this bit will still be active. It is up to the SMM code to use the enable bit to determine the exact cause of the SMI#. 0 = Software clears this bit by writing a 1 to the bit location in any of the controllers. 1 = Event Occurred
14	Reserved
13	<b>RCBA Lock (RCBALK)</b> — RW1L. When set, this bit will lock the RCBA. <b>Note:</b> 1. Prior to B0, this bit was RW default of 1 and reserved. 2. This bit locks when written to a 1, and needs a reset to return to 0.
12	Reserved
11	<b>SMI Caused by Port 64 Write (TRAPBY64W)</b> — R/WC. This bit indicates if the event occurred. Note that even if the corresponding enable bit is not set in bit 3, this bit will still be active. It is up to the SMM code to use the enable bit to determine the exact cause of the SMI#. Note that the A20Gate Pass-Through Logic allows specific port 64h writes to complete without setting this bit. 0 = Software clears this bit by writing a 1 to the bit location in any of the controllers. 1 = Event Occurred.
10	<b>SMI Caused by Port 64 Read (TRAPBY64R)</b> — R/WC. This bit indicates if the event occurred. Note that even if the corresponding enable bit is not set in bit 2, this bit will still be active. It is up to the SMM code to use the enable bit to determine the exact cause of the SMI#. 0 = Software clears this bit by writing a 1 to the bit location in any of the controllers. 1 = Event Occurred.



Bit	Description
9	<b>SMI Caused by Port 60 Write (TRAPBY60W)</b> — R/WC. This bit indicates if the event occurred. Note that even if the corresponding enable bit is not set in bit 1, this bit will still be active. It is up to the SMM code to use the enable bit to determine the exact cause of the SMI#. Note that the A20Gate Pass-Through Logic allows specific port 64h writes to complete without setting this bit. 0 = Software clears this bit by writing a 1 to the bit location in any of the controllers. 1 = Event Occurred.
8	<b>SMI Caused by Port 60 Read (TRAPBY60R)</b> — R/WC. This bit indicates if the event occurred. Note that even if the corresponding enable bit is not set in the bit 0, then this bit will still be active. It is up to the SMM code to use the enable bit to determine the exact cause of the SMI#. 0 = Software clears this bit by writing a 1 to the bit location in any of the controllers. 1 = Event Occurred.
7	<b>SMI at End of Pass-Through Enable (SMIATENDPS)</b> — R/W. This bit enables SMI at the end of a pass-through. This can occur if an SMI is generated in the middle of a pass-through, and needs to be serviced later. 0 = Disable 1 = Enable
6	<b>Pass Through State (PSTATE)</b> — RO. 0 = If software needs to reset this bit, it should set bit 5 in all of the host controllers to 0. 1 = Indicates that the state machine is in the middle of an A20GATE pass-through sequence.
5	<b>A20Gate Pass-Through Enable (A20PASSEN)</b> — R/W. 0 = Disable. 1 = Enable. Allows A20GATE sequence Pass-Through function. A specific cycle sequence involving writes to port 60h and 64h does not result in the setting of the SMI status bits. <b>Note:</b> A20M# functionality is not supported.
4	<b>SMI on USB IRQ Enable (USBSMIEN)</b> — R/W. 0 = Disable 1 = Enable. USB interrupt will cause an SMI event.
3	<b>SMI on Port 64 Writes Enable (64WEN)</b> — R/W. 0 = Disable 1 = Enable. A 1 in bit 11 will cause an SMI event.
2	<b>SMI on Port 64 Reads Enable (64REN)</b> — R/W. 0 = Disable 1 = Enable. A 1 in bit 10 will cause an SMI event.
1	<b>SMI on Port 60 Writes Enable (60WEN)</b> — R/W. 0 = Disable 1 = Enable. A 1 in bit 9 will cause an SMI event.
0	<b>SMI on Port 60 Reads Enable (60REN)</b> — R/W. 0 = Disable 1 = Enable. A 1 in bit 8 will cause an SMI event.

### 12.1.29 LGMR—LPC I/F Generic Memory Range Register (LPC I/F—D31:F0)

Offset Address: 98h – 9Bh  
Default Value: 00000000h

Attribute: R/W  
Size: 32 bit  
Power Well: Core

Bit	Description
31:16	<b>Memory Address[31:16]</b> — R/W. This field specifies a 64 KB memory block anywhere in the 4 GB memory space that will be decoded to LPC as standard LPC memory cycle if enabled.
15:1	Reserved
0	<b>LPC Memory Range Decode Enable</b> — R/W. When this bit is set to 1, then the range specified in bits 31:16 of this register is enabled for decoding to LPC.



### 12.1.30 BIOS\_SEL1—BIOS Select 1 Register (LPC I/F—D31:F0)

Offset Address: D0h–D3h Attribute: R/W, RO  
 Default Value: 00112233h Size: 32 bits

Bit	Description
31:28	<b>BIOS_F8_IDSEL</b> — RO. IDSEL for two 512-KB BIOS memory ranges and one 128-KB memory range. This field is fixed at 0000. The IDSEL programmed in this field addresses the following memory ranges: FFF8 0000h – FFFF FFFFh FFB8 0000h – FFBF FFFFh 000E 0000h – 000F FFFFh
27:24	<b>BIOS_F0_IDSEL</b> — R/W. IDSEL for two 512-KB BIOS memory ranges. The IDSEL programmed in this field addresses the following memory ranges: FFF0 0000h – FFF7 FFFFh FF80 0000h – FF87 FFFFh
23:20	<b>BIOS_E8_IDSEL</b> — R/W. IDSEL for two 512-KB BIOS memory ranges. The IDSEL programmed in this field addresses the following memory ranges: FFE8 0000h – FFEF FFFFh FFA8 0000h – FFAF FFFFh
19:16	<b>BIOS_E0_IDSEL</b> — R/W. IDSEL for two 512-KB BIOS memory ranges. The IDSEL programmed in this field addresses the following memory ranges: FFE0 0000h – FFE7 FFFFh FFA0 0000h – FFA7 FFFFh
15:12	<b>BIOS_D8_IDSEL</b> — R/W. IDSEL for two 512-KB BIOS memory ranges. The IDSEL programmed in this field addresses the following memory ranges: FFD8 0000h – FFD7 FFFFh FF98 0000h – FF9F FFFFh
11:8	<b>BIOS_D0_IDSEL</b> — R/W. IDSEL for two 512-KB BIOS memory ranges. The IDSEL programmed in this field addresses the following memory ranges: FFD0 0000h – FFD7 FFFFh FF90 0000h – FF97 FFFFh
7:4	<b>BIOS_C8_IDSEL</b> — R/W. IDSEL for two 512-KB BIOS memory ranges. The IDSEL programmed in this field addresses the following memory ranges: FFC8 0000h – FFC7 FFFFh FF88 0000h – FF8F FFFFh
3:0	<b>BIOS_C0_IDSEL</b> — R/W. IDSEL for two 512-KB BIOS memory ranges. The IDSEL programmed in this field addresses the following memory ranges: FFC0 0000h – FFC7 FFFFh FF80 0000h – FF87 FFFFh



### 12.1.31 BIOS\_SEL2—BIOS Select 2 Register (LPC I/F—D31:F0)

Offset Address: D4h–D5h Attribute: R/W  
 Default Value: 4567h Size: 16 bits

Bit	Description
15:12	<b>BIOS_70_IDSEL</b> — R/W. IDSEL for two, 1-M BIOS memory ranges. The IDSEL programmed in this field addresses the following memory ranges: FF70 0000h – FF7F FFFFh FF30 0000h – FF3F FFFFh
11:8	<b>BIOS_60_IDSEL</b> — R/W. IDSEL for two, 1-M BIOS memory ranges. The IDSEL programmed in this field addresses the following memory ranges: FF60 0000h – FF6F FFFFh FF20 0000h – FF2F FFFFh
7:4	<b>BIOS_50_IDSEL</b> — R/W. IDSEL for two, 1-M BIOS memory ranges. The IDSEL programmed in this field addresses the following memory ranges: FF50 0000h – FF5F FFFFh FF10 0000h – FF1F FFFFh
3:0	<b>BIOS_40_IDSEL</b> — R/W. IDSEL for two, 1-M BIOS memory ranges. The IDSEL programmed in this field addresses the following memory ranges: FF40 0000h – FF4F FFFFh FF00 0000h – FF0F FFFFh

### 12.1.32 BIOS\_DEC\_EN1—BIOS Decode Enable Register (LPC I/F—D31:F0)

Offset Address: D8h–D9h Attribute: R/W, RO  
 Default Value: FFCFh Size: 16 bits

Bit	Description
15	<b>BIOS_F8_EN</b> — RO. This bit enables decoding two 512-KB BIOS memory ranges, and one 128-KB memory range. 0 = Disable 1 = Enable the following ranges for the BIOS: FFF80000h – FFFFFFFFh FFB80000h – FFBFFFFFFh
14	<b>BIOS_F0_EN</b> — R/W. This bit enables decoding two 512-KB BIOS memory ranges. 0 = Disable. 1 = Enable the following ranges for the BIOS: FFF00000h – FFF7FFFFh FFB00000h – FFB7FFFFh
13	<b>BIOS_E8_EN</b> — R/W. This bit enables decoding two 512-KB BIOS memory ranges. 0 = Disable. 1 = Enable the following ranges for the BIOS: FFE80000h – FFEFFFFh FFA80000h – FFAFFFFFFh
12	<b>BIOS_E0_EN</b> — R/W. This bit enables decoding two 512-KB BIOS memory ranges. 0 = Disable. 1 = Enable the following ranges for the BIOS: FFE00000h – FFE7FFFFh FFA00000h – FFA7FFFFh
11	<b>BIOS_D8_EN</b> — R/W. This bit enables decoding two 512-KB BIOS memory ranges. 0 = Disable. 1 = Enable the following ranges for the BIOS: FFD80000h – FFDFFFFFFh FF980000h – FF9FFFFFFh



Bit	Description
10	<b>BIOS_D0_EN</b> – R/W. This bit enables decoding two 512-KB BIOS memory ranges. 0 = Disable. 1 = Enable the following ranges for the BIOS FFD00000h – FFD7FFFFh FF900000h – FF97FFFFh
9	<b>BIOS_C8_EN</b> – R/W. This bit enables decoding two 512-KB BIOS memory ranges. 0 = Disable. 1 = Enable the following ranges for the BIOS FFC80000h – FFCFFFFFFh FF880000h – FF8FFFFFFh
8	<b>BIOS_C0_EN</b> – R/W. This bit enables decoding two 512-KB BIOS memory ranges. 0 = Disable. 1 = Enable the following ranges for the BIOS FFC00000h – FFC7FFFFh FF800000h – FF87FFFFh
7	<b>BIOS_Legacy_F_EN</b> – R/W. This enables the decoding of the legacy 64KB range at F0000h – FFFFFh. 0 = Disable. 1 = Enable the following legacy ranges for the BIOS F0000h – FFFFFh <b>Note:</b> The decode for the BIOS legacy F segment is enabled only by this bit and is not affected by the GEN_PMCON_1.iA64_EN bit.
6	<b>BIOS_Legacy_E_EN</b> – R/W. This enables the decoding of the legacy 64KB range at E0000h – EFFFFh. 0 = Disable. 1 = Enable the following legacy ranges for the BIOS E0000h – EFFFFh <b>Note:</b> The decode for the BIOS legacy E segment is enabled only by this bit and is not affected by the GEN_PMCON_1.iA64_EN bit.
5:4	Reserved
3	<b>BIOS_70_EN</b> – R/W. Enables decoding two 1-M BIOS memory ranges. 0 = Disable. 1 = Enable the following ranges for the BIOS FF70 0000h – FF7F FFFFh FF30 0000h – FF3F FFFFh
2	<b>BIOS_60_EN</b> – R/W. Enables decoding two 1-M BIOS memory ranges. 0 = Disable. 1 = Enable the following ranges for the BIOS FF60 0000h – FF6F FFFFh FF20 0000h – FF2F FFFFh
1	<b>BIOS_50_EN</b> – R/W. Enables decoding two 1-M BIOS memory ranges. 0 = Disable. 1 = Enable the following ranges for the BIOS FF50 0000h – FF5F FFFFh FF10 0000h – FF1F FFFFh
0	<b>BIOS_40_EN</b> – R/W. Enables decoding two 1-M BIOS memory ranges. 0 = Disable. 1 = Enable the following ranges for the BIOS FF40 0000h – FF4F FFFFh FF00 0000h – FF0F FFFFh

**Note:** This register effects the BIOS decode regardless of whether the BIOS is resident on LPC or SPI. The concept of Feature Space does not apply to SPI-based flash. The PCH simply decodes these ranges as memory accesses when enabled for the SPI flash interface.





### 12.1.33 BIOS\_CNTL—BIOS Control Register (LPC I/F—D31:F0)

Offset Address: DCh Attribute: R/WLO, R/W, RO  
 Default Value: 20h Size: 8 bit  
 Lockable: No Power Well: Core

Bit	Description										
7:6	Reserved										
5	<b>SMM BIOS Write Protect Disable (SMM_BWP)</b> — R/WL. This bit set defines when the BIOS region can be written by the host. 0 = BIOS region SMM protection is disabled. The BIOS Region is writable regardless if processors are in SMM or not. (Set this field to 0 for legacy behavior). 1 = BIOS region SMM protection is enabled. The BIOS Region is not writable unless all processors are in SMM and BIOS Write Enable (BIOSWE) is set to '1'.										
4	<b>Top Swap Status (TSS)</b> — RO. This bit provides a read-only path to view the state of the Top Swap bit that is at offset 3414h, bit 0.										
3:2	<b>SPI Read Configuration (SRC)</b> — R/W. This 2-bit field controls two policies related to BIOS reads on the SPI interface: Bit 3 – Prefetch Enable Bit 2 – Cache Disable  Settings are summarized below:  <table border="1"> <thead> <tr> <th>Bits 3:2</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td><b>No prefetching, but caching enabled.</b> 64B demand reads load the read buffer cache with "valid" data, allowing repeated code fetches to the same line to complete quickly</td> </tr> <tr> <td>01b</td> <td><b>No prefetching and no caching.</b> One-to-one correspondence of host BIOS reads to SPI cycles. This value can be used to invalidate the cache.</td> </tr> <tr> <td>10b</td> <td><b>Prefetching and Caching enabled.</b> This mode is used for long sequences of short reads to consecutive addresses (i.e., shadowing).</td> </tr> <tr> <td>11b</td> <td><b>Reserved. This is an invalid configuration,</b> caching must be enabled when prefetching is enabled.</td> </tr> </tbody> </table>	Bits 3:2	Description	00b	<b>No prefetching, but caching enabled.</b> 64B demand reads load the read buffer cache with "valid" data, allowing repeated code fetches to the same line to complete quickly	01b	<b>No prefetching and no caching.</b> One-to-one correspondence of host BIOS reads to SPI cycles. This value can be used to invalidate the cache.	10b	<b>Prefetching and Caching enabled.</b> This mode is used for long sequences of short reads to consecutive addresses (i.e., shadowing).	11b	<b>Reserved. This is an invalid configuration,</b> caching must be enabled when prefetching is enabled.
Bits 3:2	Description										
00b	<b>No prefetching, but caching enabled.</b> 64B demand reads load the read buffer cache with "valid" data, allowing repeated code fetches to the same line to complete quickly										
01b	<b>No prefetching and no caching.</b> One-to-one correspondence of host BIOS reads to SPI cycles. This value can be used to invalidate the cache.										
10b	<b>Prefetching and Caching enabled.</b> This mode is used for long sequences of short reads to consecutive addresses (i.e., shadowing).										
11b	<b>Reserved. This is an invalid configuration,</b> caching must be enabled when prefetching is enabled.										
1	<b>BIOS Lock Enable (BLE)</b> — R/WLO. 0 = Transition of BIOSWE from '0' to '1' will not cause an SMI to be asserted. 1 = Enables setting the BIOSWE bit to cause SMIs. Once set, this bit can only be cleared by a PLTRST#										
0	<b>BIOS Write Enable (BIOSWE)</b> — R/W. 0 = Only read cycles result in Firmware Hub or SPI I/F cycles. 1 = Access to the BIOS space is enabled for both read and write cycles. When this bit is written from a 0 to a 1 and BIOS Lock Enable (BLE) is also set, an SMI# is generated. This ensures that only SMI code can update BIOS.										

### 12.1.34 FDCAP—Feature Detection Capability ID Register (LPC I/F—D31:F0)

Offset Address: E0h–E1h Attribute: RO  
 Default Value: 0009h Size: 16 bit  
 Power Well: Core

Bit	Description
15:8	<b>Next Item Pointer (NEXT)</b> — RO. Configuration offset of the next Capability Item. 00h indicates the last item in the Capability List.
7:0	<b>Capability ID</b> — RO. Indicates a Vendor Specific Capability



### 12.1.35 FDLEN—Feature Detection Capability Length Register (LPC I/F—D31:F0)

Offset Address: E2h Attribute: RO  
 Default Value: 0Ch Size: 8 bit  
 Power Well: Core

Bit	Description
7:0	<b>Capability Length</b> — RO. Indicates the length of this Vendor Specific capability, as required by PCI Specification.

### 12.1.36 FDVER—Feature Detection Version Register (LPC I/F—D31:F0)

Offset Address: E3h Attribute: RO  
 Default Value: 10h Size: 8 bit  
 Power Well: Core

Bit	Description
7:4	<b>Vendor-Specific Capability ID</b> — RO. A value of 1h in this 4-bit field identifies this Capability as Feature Detection Type. This field allows software to differentiate the Feature Detection Capability from other Vendor-Specific capabilities
3:0	<b>Capability Version</b> — RO. This field indicates the version of the Feature Detection capability

### 12.1.37 FVECIDX—Feature Vector Index Register (LPC I/F—D31:F0)

Offset Address: E4h–E7h Attribute: R/W  
 Default Value: 00000000h Size: 32 bit  
 Power Well: Core

Bit	Description
31:6	Reserved
5:2	<b>Index (IDX)</b> — R/W. 4-bit index pointer into the 64-byte Feature Vector space. Data is read from the FVECD register. This points to a DWord register.
1:0	Reserved

### 12.1.38 FVECD—Feature Vector Data Register (LPC I/F—D31:F0)

Offset Address: E8h–EBh Attribute: RO  
 Default Value: See Description Size: 32 bit  
 Power Well: Core

Bit	Description
31:0	<b>Data (DATA)</b> — RO. 32-bit data value that is read from the Feature Vector offset pointed to by FVECIDX.



## 12.1.39 Feature Vector Space

### 12.1.39.1 FVEC0—Feature Vector Register 0

FVECIDX.IDX: 0000b      Attribute: RO  
 Default Value: See Description      Size: 32 bit  
    Power Well: Core

Bit	Description															
31:12	Reserved															
11:10	<b>USB Port Count Capability</b> — RO 00 = 14 ports 01 = 12 ports 10 = 10 ports 11 = Reserved															
9:8	Reserved															
7	<b>RAID Capability Bit 1</b> — RO See bit 5 Description.															
6	<b>SATA Ports 2 and 3</b> — RO 0 = Capable 1 = Disabled															
5	<b>RAID Capability Bit 0</b> — RO RAID Capability is defined by the combination of bits 7 and 5 of this register: <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>Bit 7</th> <th>Bit 5</th> <th>Capability</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>No RAID</td> </tr> <tr> <td>0</td> <td>1</td> <td>RAID 1</td> </tr> <tr> <td>1</td> <td>0</td> <td>RAID 0/1/5/10</td> </tr> <tr> <td>1</td> <td>1</td> <td>RAID 0/1/5/10 and Intel® Smart Response Technology</td> </tr> </tbody> </table>	Bit 7	Bit 5	Capability	0	0	No RAID	0	1	RAID 1	1	0	RAID 0/1/5/10	1	1	RAID 0/1/5/10 and Intel® Smart Response Technology
Bit 7	Bit 5	Capability														
0	0	No RAID														
0	1	RAID 1														
1	0	RAID 0/1/5/10														
1	1	RAID 0/1/5/10 and Intel® Smart Response Technology														
4	Reserved															
3	<b>SATA Port 1 6 Gb/s Capability</b> — RO 0 = Capable 1 = Disabled															
2	<b>SATA Port 0 6 Gb/s Capability</b> — RO 0 = Capable 1 = Disabled															
1	<b>PCI Interface Capability</b> — RO 0 = Capable 1 = Disabled															
0	Reserved															

### 12.1.39.2 FVEC1—Feature Vector Register 1

FVECIDX.IDX: 0001b      Attribute: RO  
 Default Value: See Description      Size: 32 bit  
    Power Well: Core

Bit	Description
31:23	Reserved
22	<b>USB Redirect (USB<sub>r</sub>) Capability</b> — RO 0 = Capable 1 = Disabled
21:0	Reserved



### 12.1.39.3 FVEC2—Feature Vector Register 2

FVECIDX.IDX: 0010b Attribute: RO  
 Default Value: See Description Size: 32 bit  
 Power Well: Core

Bit	Description
31:23	Reserved
22	<b>Intel® Anti-Theft Technology Capability</b> — RO. 0 = Disabled 1 = Capable
21	<b>PCI Express* Ports 7 and 8</b> — RO. 0 = Capable 1 = Disabled
20:18	Reserved
17	<b>PCH Integrated Graphics Support Capability</b> — RO. 0 = Capable 1 = Disabled
16:0	Reserved

### 12.1.39.4 FVEC3—Feature Vector Register 3

FVECIDX.IDX: 0011b Attribute: RO  
 Default Value: See Description Size: 32 bit  
 Power Well: Core

Bit	Description
31:14	Reserved
13	<b>Data Center Manageability Interface (DCMI) Capability</b> — RO. 0 = Capable 1 = Disabled
12	<b>Node Manager Capability</b> — RO. 0 = Capable 1 = Disabled
11:0	Reserved

### 12.1.40 RCBA—Root Complex Base Address Register (LPC I/F—D31:F0)

Offset Address: F0–F3h Attribute: R/W  
 Default Value: 00000000h Size: 32 bit

Bit	Description
31:14	<b>Base Address (BA)</b> — R/W. Base Address for the root complex register block decode range. This address is aligned on a 16-KB boundary. This gets locked when ULKMC.RCBALK=1. BIOS must configure the BA prior to setting RCBALK.
13:1	Reserved
0	<b>Enable (EN)</b> — R/W. When set, this bit enables the range specified in BA to be claimed as the Root Complex Register Block.



## 12.2 DMA I/O Registers

Table 12-2. DMA Registers (Sheet 1 of 2)

Port	Alias	Register Name	Default	Type
00h	10h	Channel 0 DMA Base and Current Address	Undefined	R/W
01h	11h	Channel 0 DMA Base and Current Count	Undefined	R/W
02h	12h	Channel 1 DMA Base and Current Address	Undefined	R/W
03h	13h	Channel 1 DMA Base and Current Count	Undefined	R/W
04h	14h	Channel 2 DMA Base and Current Address	Undefined	R/W
05h	15h	Channel 2 DMA Base and Current Count	Undefined	R/W
06h	16h	Channel 3 DMA Base and Current Address	Undefined	R/W
07h	17h	Channel 3 DMA Base and Current Count	Undefined	R/W
08h	18h	Channel 0–3 DMA Command	Undefined	WO
		Channel 0–3 DMA Status	Undefined	RO
0Ah	1Ah	Channel 0–3 DMA Write Single Mask	000001XXb	WO
0Bh	1Bh	Channel 0–3 DMA Channel Mode	000000XXb	WO
0Ch	1Ch	Channel 0–3 DMA Clear Byte Pointer	Undefined	WO
0Dh	1Dh	Channel 0–3 DMA Master Clear	Undefined	WO
0Eh	1Eh	Channel 0–3 DMA Clear Mask	Undefined	WO
0Fh	1Fh	Channel 0–3 DMA Write All Mask	0Fh	R/W
80h	90h	Reserved Page	Undefined	R/W
81h	91h	Channel 2 DMA Memory Low Page	Undefined	R/W
82h	—	Channel 3 DMA Memory Low Page	Undefined	R/W
83h	93h	Channel 1 DMA Memory Low Page	Undefined	R/W
84h–86h	94h–96h	Reserved Pages	Undefined	R/W
87h	97h	Channel 0 DMA Memory Low Page	Undefined	R/W
88h	98h	Reserved Page	Undefined	R/W
89h	99h	Channel 6 DMA Memory Low Page	Undefined	R/W
8Ah	9Ah	Channel 7 DMA Memory Low Page	Undefined	R/W
8Bh	9Bh	Channel 5 DMA Memory Low Page	Undefined	R/W
8Ch–8Eh	9Ch–9Eh	Reserved Page	Undefined	R/W
8Fh	9Fh	Refresh Low Page	Undefined	R/W
C0h	C1h	Channel 4 DMA Base and Current Address	Undefined	R/W
C2h	C3h	Channel 4 DMA Base and Current Count	Undefined	R/W
C4h	C5h	Channel 5 DMA Base and Current Address	Undefined	R/W
C6h	C7h	Channel 5 DMA Base and Current Count	Undefined	R/W
C8h	C9h	Channel 6 DMA Base and Current Address	Undefined	R/W
CAh	CBh	Channel 6 DMA Base and Current Count	Undefined	R/W
CCh	CDh	Channel 7 DMA Base and Current Address	Undefined	R/W
CEh	CFh	Channel 7 DMA Base and Current Count	Undefined	R/W
D0h	D1h	Channel 4–7 DMA Command	Undefined	WO
		Channel 4–7 DMA Status	Undefined	RO
D4h	D5h	Channel 4–7 DMA Write Single Mask	000001XXb	WO



Table 12-2. DMA Registers (Sheet 2 of 2)

Port	Alias	Register Name	Default	Type
D6h	D7h	Channel 4–7 DMA Channel Mode	00000XXb	WO
D8h	D9h	Channel 4–7 DMA Clear Byte Pointer	Undefined	WO
DAh	DBh	Channel 4–7 DMA Master Clear	Undefined	WO
DCh	DDh	Channel 4–7 DMA Clear Mask	Undefined	WO
DEh	DFh	Channel 4–7 DMA Write All Mask	0Fh	R/W

### 12.2.1 DMABASE\_CA—DMA Base and Current Address Registers

I/O Address: Ch. #0 = 00h; Ch. #1 = 02h Attribute: R/W  
 Ch. #2 = 04h; Ch. #3 = 06h Size: 16 bit (per channel),  
 Ch. #5 = C4h Ch. #6 = C8h but accessed in two 8-bit  
 Ch. #7 = CCh; quantities  
 Default Value: Undefined  
 Lockable: No Power Well: Core

Bit	Description
15:0	<p><b>Base and Current Address</b> — R/W. This register determines the address for the transfers to be performed. The address specified points to two separate registers. On writes, the value is stored in the <i>Base Address</i> register and copied to the <i>Current Address</i> register. On reads, the value is returned from the <i>Current Address</i> register.</p> <p>The address increments/decrements in the Current Address register after each transfer, depending on the mode of the transfer. If the channel is in auto-initialize mode, the Current Address register will be reloaded from the Base Address register after a terminal count is generated.</p> <p>For transfers to/from a 16-bit slave (channels 5–7), the address is shifted left one bit location. Bit 15 will be shifted into Bit 16.</p> <p>The register is accessed in 8 bit quantities. The byte is pointed to by the current byte pointer flip/flop. Before accessing an address register, the byte pointer flip/flop should be cleared to ensure that the low byte is accessed first.</p>

### 12.2.2 DMABASE\_CC—DMA Base and Current Count Registers

I/O Address: Ch. #0 = 01h; Ch. #1 = 03h Attribute: R/W  
 Ch. #2 = 05h; Ch. #3 = 07h Size: 16-bit (per channel),  
 Ch. #5 = C6h; Ch. #6 = CAh but accessed in two 8-bit  
 Ch. #7 = CEh; quantities  
 Default Value: Undefined  
 Lockable: No Power Well: Core

Bit	Description
15:0	<p><b>Base and Current Count</b> — R/W. This register determines the number of transfers to be performed. The address specified points to two separate registers. On writes, the value is stored in the <i>Base Count</i> register and copied to the <i>Current Count</i> register. On reads, the value is returned from the <i>Current Count</i> register.</p> <p>The actual number of transfers is one more than the number programmed in the Base Count Register (that is, programming a count of 4h results in 5 transfers). The count is decrements in the Current Count register after each transfer. When the value in the register rolls from 0 to FFFFh, a terminal count is generated. If the channel is in auto-initialize mode, the Current Count register will be reloaded from the Base Count register after a terminal count is generated.</p> <p>For transfers to/from an 8-bit slave (channels 0–3), the count register indicates the number of bytes to be transferred. For transfers to/from a 16-bit slave (channels 5–7), the count register indicates the number of words to be transferred.</p> <p>The register is accessed in 8 bit quantities. The byte is pointed to by the current byte pointer flip/flop. Before accessing a count register, the byte pointer flip/flop should be cleared to ensure that the low byte is accessed first.</p>



### 12.2.3 DMAMEM\_LP—DMA Memory Low Page Registers

I/O Address: Ch. #0 = 87h; Ch. #1 = 83h  
 Ch. #2 = 81h; Ch. #3 = 82h  
 Ch. #5 = 8Bh; Ch. #6 = 89h  
 Ch. #7 = 8Ah; Attribute:R/W  
 Default Value: Undefined Size: 8-bit  
 Lockable: No Power Well:Core

Bit	Description
7:0	<b>DMA Low Page (ISA Address bits [23:16])</b> — R/W. This register works in conjunction with the DMA controller's Current Address Register to define the complete 24-bit address for the DMA channel. This register remains static throughout the DMA transfer. Bit 16 of this register is ignored when in 16 bit I/O count by words mode as it is replaced by the bit 15 shifted out from the current address register.

### 12.2.4 DMACMD—DMA Command Register

I/O Address: Ch. #0–3 = 08h;  
 Ch. #4–7 = D0h Attribute: WO  
 Default Value: Undefined Size: 8-bit  
 Lockable: No Power Well: Core

Bit	Description
7:5	Reserved. Must be 0.
4	<b>DMA Group Arbitration Priority</b> — WO. Each channel group is individually assigned either fixed or rotating arbitration priority. At part reset, each group is initialized in fixed priority. 0 = Fixed priority to the channel group 1 = Rotating priority to the group.
3	Reserved. Must be 0.
2	<b>DMA Channel Group Enable</b> — WO. Both channel groups are enabled following part reset. 0 = Enable the DMA channel group. 1 = Disable. Disabling channel group 4–7 also disables channel group 0–3, which is cascaded through channel 4.
1:0	Reserved. Must be 0.

### 12.3 DMASTA—DMA Status Register

I/O Address: Ch. #0–3 = 08h;  
 Ch. #4–7 = D0h Attribute:RO  
 Default Value: Undefined Size:8-bit  
 Lockable: No Power Well:Core

Bit	Description
7:4	<b>Channel Request Status</b> — RO. When a valid DMA request is pending for a channel, the corresponding bit is set to 1. When a DMA request is not pending for a particular channel, the corresponding bit is set to 0. The source of the DREQ may be hardware or a software request. Note that channel 4 is the cascade channel, so the request status of channel 4 is a logical OR of the request status for channels 0 through 3. 4 = Channel 0 5 = Channel 1 (5) 6 = Channel 2 (6) 7 = Channel 3 (7)



Bit	Description
3:0	<b>Channel Terminal Count Status</b> — RO. When a channel reaches terminal count (TC), its status bit is set to 1. If TC has not been reached, the status bit is set to 0. Channel 4 is programmed for cascade, so the TC bit response for channel 4 is irrelevant: 0 = Channel 0 1 = Channel 1 (5) 2 = Channel 2 (6) 3 = Channel 3 (7)

### 12.3.1 DMA\_WRSMSK—DMA Write Single Mask Register

I/O Address: Ch. #0-3 = 0Ah;  
Ch. #4-7 = D4h                      Attribute:              WO  
Default Value: 0000 01xx              Size:                      8-bit  
Lockable: No                              Power Well:              Core

Bit	Description
7:3	Reserved. Must be 0.
2	<b>Channel Mask Select</b> — WO. 0 = Enable DREQ for the selected channel. The channel is selected through bits [1:0]. Therefore, only one channel can be masked / unmasked at a time. 1 = Disable DREQ for the selected channel.
1:0	<b>DMA Channel Select</b> — WO. These bits select the DMA Channel Mode Register to program. 00 = Channel 0 (4) 01 = Channel 1 (5) 10 = Channel 2 (6) 11 = Channel 3 (7)

### 12.3.2 DMACH\_MODE—DMA Channel Mode Register

I/O Address: Ch. #0-3 = 0Bh;  
Ch. #4-7 = D6h                      Attribute:              WO  
Default Value: 0000 00xx              Size:                      8-bit  
Lockable: No                              Power Well:              Core

Bit	Description
7:6	<b>DMA Transfer Mode</b> — WO. Each DMA channel can be programmed in one of four different modes: 00 = Demand mode 01 = Single mode 10 = Reserved 11 = Cascade mode
5	<b>Address Increment/Decrement Select</b> — WO. This bit controls address increment/decrement during DMA transfers. 0 = Address increment. (default after part reset or Master Clear) 1 = Address decrement.
4	<b>Autoinitialize Enable</b> — WO. 0 = Autoinitialize feature is disabled and DMA transfers terminate on a terminal count. A part reset or Master Clear disables autoinitialization. 1 = DMA restores the Base Address and Count registers to the current registers following a terminal count (TC).
3:2	<b>DMA Transfer Type</b> — WO. These bits represent the direction of the DMA transfer. When the channel is programmed for cascade mode, (bits[7:6] = 11) the transfer type is irrelevant. 00 = Verify - No I/O or memory strobes generated 01 = Write - Data transferred from the I/O devices to memory 10 = Read - Data transferred from memory to the I/O device 11 = Invalid





Bit	Description
1:0	<b>DMA Channel Select</b> — WO. These bits select the DMA Channel Mode Register that will be written by bits [7:2]. 00 = Channel 0 (4) 01 = Channel 1 (5) 10 = Channel 2 (6) 11 = Channel 3 (7)

### 12.3.3 DMA Clear Byte Pointer Register

I/O Address: Ch. #0–3 = 0Ch;  
Ch. #4–7 = D8h      Attribute: WO  
Default Value: xxxx xxxx      Size: 8-bit  
Lockable: No      Power Well: Core

Bit	Description
7:0	<b>Clear Byte Pointer</b> — WO. No specific pattern. Command enabled with a write to the I/O port address. Writing to this register initializes the byte pointer flip/flop to a known state. It clears the internal latch used to address the upper or lower byte of the 16-bit Address and Word Count Registers. The latch is also cleared by part reset and by the Master Clear command. This command precedes the first access to a 16-bit DMA controller register. The first access to a 16-bit register will then access the significant byte, and the second access automatically accesses the most significant byte.

### 12.3.4 DMA Master Clear Register

I/O Address: Ch. #0–3 = 0Dh;  
Ch. #4–7 = DAh      Attribute: WO  
Default Value: xxxx xxxx      Size: 8-bit

Bit	Description
7:0	<b>Master Clear</b> — WO. No specific pattern. Enabled with a write to the port. This has the same effect as the hardware Reset. The Command, Status, Request, and Byte Pointer flip/flop registers are cleared and the Mask Register is set.

### 12.3.5 DMA\_CLMSK—DMA Clear Mask Register

I/O Address: Ch. #0–3 = 0Eh;  
Ch. #4–7 = DCh      Attribute: WO  
Default Value: xxxx xxxx      Size: 8-bit  
Lockable: No      Power Well: Core

Bit	Description
7:0	<b>Clear Mask Register</b> — WO. No specific pattern. Command enabled with a write to the port.



### 12.3.6 DMA\_WRMSK—DMA Write All Mask Register

I/O Address: Ch. #0-3 = 0Fh;  
 Ch. #4-7 = DEh  
 Attribute: R/W  
 Default Value: 0000 1111  
 Size: 8-bit  
 Lockable: No  
 Power Well: Core

Bit	Description
7:4	Reserved. Must be 0.
3:0	<p><b>Channel Mask Bits</b> – R/W. This register permits all four channels to be simultaneously enabled/disabled instead of enabling/disabling each channel individually, as is the case with the Mask Register – Write Single Mask Bit. In addition, this register has a read path to allow the status of the channel mask bits to be read. A channel's mask bit is automatically set to 1 when the Current Byte/Word Count Register reaches terminal count (unless the channel is in auto-initialization mode). Setting the bit(s) to a 1 disables the corresponding DREQ(s). Setting the bit(s) to a 0 enables the corresponding DREQ(s). Bits [3:0] are set to 1 upon part reset or Master Clear. When read, bits [3:0] indicate the DMA channel [3:0] ([7:4]) mask status.</p> <p>Bit 0 = Channel 0 (4)1 = Masked, 0 = Not Masked            Bit 1 = Channel 1 (5)1 = Masked, 0 = Not Masked            Bit 2 = Channel 2 (6)1 = Masked, 0 = Not Masked            Bit 3 = Channel 3 (7)1 = Masked, 0 = Not Masked</p> <p><b>Note:</b> Disabling channel 4 also disables channels 0-3 due to the cascade of channels 0-3 through channel 4.</p>

## 12.4 Timer I/O Registers

Port	Aliases	Register Name	Default Value	Type
40h	50h	Counter 0 Interval Time Status Byte Format	0XXXXXXXXb	RO
		Counter 0 Counter Access Port	Undefined	R/W
41h	51h	Counter 1 Interval Time Status Byte Format	0XXXXXXXXb	RO
		Counter 1 Counter Access Port	Undefined	R/W
42h	52h	Counter 2 Interval Time Status Byte Format	0XXXXXXXXb	RO
		Counter 2 Counter Access Port	Undefined	R/W
43h	53h	Timer Control Word	Undefined	WO
		Timer Control Word Register	XXXXXXXX0b	WO
		Counter Latch Command	X0h	WO





Bit	Description
7:6	<b>Read Back Command.</b> Must be 11 to select the Read Back Command
5	<b>Latch Count of Selected Counters.</b> 0 = Current count value of the selected counters will be latched 1 = Current count will not be latched
4	<b>Latch Status of Selected Counters.</b> 0 = Status of the selected counters will be latched 1 = Status will not be latched
3	<b>Counter 2 Select.</b> 1 = Counter 2 count and/or status will be latched
2	<b>Counter 1 Select.</b> 1 = Counter 1 count and/or status will be latched
1	<b>Counter 0 Select.</b> 1 = Counter 0 count and/or status will be latched.
0	Reserved. Must be 0.

### LTCH\_CMD—Counter Latch Command

The Counter Latch Command latches the current count value. This command is used to insure that the count read from the counter is accurate. The count value is then read from each counter's count register through the Counter Ports Access Ports Register (40h for counter 0, 41h for counter 1, and 42h for counter 2). The count must be read according to the programmed format; that is, if the counter is programmed for two byte counts, two bytes must be read. The two bytes do not have to be read one right after the other (read, write, or programming operations for other counters may be inserted between the reads). If a counter is latched once and then latched again before the count is read, the second Counter Latch Command is ignored.

Bit	Description
7:6	<b>Counter Selection.</b> These bits select the counter for latching. If "11" is written, then the write is interpreted as a read back command. 00 = Counter 0 01 = Counter 1 10 = Counter 2
5:4	<b>Counter Latch Command.</b> 00 = Selects the Counter Latch Command.
3:0	Reserved. Must be 0.



## 12.4.2 SBYTE\_FMT—Interval Timer Status Byte Format Register

I/O Address: Counter 0 = 40h,  
Counter 1 = 41h, Attribute: RO  
Counter 2 = 42h Size: 8 bits per counter  
Default Value: Bits[6:0] undefined, Bit 7=0

Each counter's status byte can be read following a Read Back Command. If latch status is chosen (bit 4=0, Read Back Command) as a read back option for a given counter, the next read from the counter's Counter Access Ports Register (40h for counter 0, 41h for counter 1, and 42h for counter 2) returns the status byte. The status byte returns the following:

Bit	Description
7	<b>Counter OUT Pin State</b> — RO. 0 = OUT pin of the counter is also a 0 1 = OUT pin of the counter is also a 1
6	<b>Count Register Status</b> — RO. This bit indicates when the last count written to the Count Register (CR) has been loaded into the counting element (CE). The exact time this happens depends on the counter mode, but until the count is loaded into the counting element (CE), the count value will be incorrect. 0 = Count has been transferred from CR to CE and is available for reading. 1 = Null Count. Count has not been transferred from CR to CE and is not yet available for reading.
5:4	<b>Read/Write Selection Status</b> — RO. These reflect the read/write selection made through bits[5:4] of the control register. The binary codes returned during the status read match the codes used to program the counter read/write selection. 00 = Counter Latch Command 01 = Read/Write Least Significant Byte (LSB) 10 = Read/Write Most Significant Byte (MSB) 11 = Read/Write LSB then MSB
3:1	<b>Mode Selection Status</b> — RO. These bits return the counter mode programming. The binary code returned matches the code used to program the counter mode, as listed under the bit function above. 000 = Mode 0 — Out signal on end of count (=0) 001 = Mode 1 — Hardware retriggerable one-shot x10 = Mode 2 — Rate generator (divide by n counter) x11 = Mode 3 — Square wave output 100 = Mode 4 — Software triggered strobe 101 = Mode 5 — Hardware triggered strobe
0	<b>Countdown Type Status</b> — RO. This bit reflects the current countdown type. 0 = Binary countdown 1 = Binary Coded Decimal (BCD) countdown.

## 12.4.3 Counter Access Ports Register

I/O Address: Counter 0 - 40h,  
Counter 1 - 41h, Attribute: R/W  
Counter 2 - 42h Size: 8 bit  
Default Value: All bits undefined

Bit	Description
7:0	<b>Counter Port</b> — R/W. Each counter port address is used to program the 16-bit Count Register. The order of programming, either LSB only, MSB only, or LSB then MSB, is defined with the Interval Counter Control Register at port 43h. The counter port is also used to read the current count from the Count Register, and return the status of the counter programming following a Read Back Command.



## 12.5 8259 Interrupt Controller (PIC) Registers

### 12.5.1 Interrupt Controller I/O MAP

The interrupt controller registers are located at 20h and 21h for the master controller (IRQ 0–7), and at A0h and A1h for the slave controller (IRQ 8–13). These registers have multiple functions, depending upon the data written to them. Table 12-3 shows the different register possibilities for each address.

**Table 12-3. PIC Registers**

Port	Aliases	Register Name	Default Value	Type
20h	24h, 28h, 2Ch, 30h, 34h, 38h, 3Ch	Master PIC ICW1 Init. Cmd Word 1	Undefined	WO
		Master PIC OCW2 Op Ctrl Word 2	001XXXXXb	WO
		Master PIC OCW3 Op Ctrl Word 3	X01XXX10b	WO
21h	25h, 29h, 2Dh, 31h, 35h, 39h, 3Dh	Master PIC ICW2 Init. Cmd Word 2	Undefined	WO
		Master PIC ICW3 Init. Cmd Word 3	Undefined	WO
		Master PIC ICW4 Init. Cmd Word 4	01h	WO
		Master PIC OCW1 Op Ctrl Word 1	00h	R/W
A0h	A4h, A8h, ACh, B0h, B4h, B8h, BCh	Slave PIC ICW1 Init. Cmd Word 1	Undefined	WO
		Slave PIC OCW2 Op Ctrl Word 2	001XXXXXb	WO
		Slave PIC OCW3 Op Ctrl Word 3	X01XXX10b	WO
A1h	A5h, A9h, ADh, B1h, B5h, B9h, BDh	Slave PIC ICW2 Init. Cmd Word 2	Undefined	WO
		Slave PIC ICW3 Init. Cmd Word 3	Undefined	WO
		Slave PIC ICW4 Init. Cmd Word 4	01h	WO
		Slave PIC OCW1 Op Ctrl Word 1	00h	R/W
4D0h	–	Master PIC Edge/Level Triggered	00h	R/W
4D1h	–	Slave PIC Edge/Level Triggered	00h	R/W

**Note:** Refer to note addressing active-low interrupt sources in 8259 Interrupt Controllers section ([Chapter 5.9](#)).



## 12.5.2 ICW1—Initialization Command Word 1 Register

Offset Address: Master Controller – 20h      Attribute:      WO  
 Slave Controller – A0h      Size:      8 bit /controller  
 Default Value: All bits undefined

A write to Initialization Command Word 1 starts the interrupt controller initialization sequence, during which the following occurs:

1. The Interrupt Mask register is cleared.
2. IRQ7 input is assigned priority 7.
3. The slave mode address is set to 7.
4. Special mask mode is cleared and Status Read is set to IRR.

Once this write occurs, the controller expects writes to ICW2, ICW3, and ICW4 to complete the initialization sequence.

Bit	Description
7:5	<b>ICW/OCW Select</b> – WO. These bits are MCS-85 specific, and not needed. 000 = Should be programmed to “000”
4	<b>ICW/OCW Select</b> – WO. 1 = This bit must be a 1 to select ICW1 and enable the ICW2, ICW3, and ICW4 sequence.
3	<b>Edge/Level Bank Select (LTIM)</b> – WO. Disabled. Replaced by the edge/level triggered control registers (ELCR, D31:F0:4D0h, D31:F0:4D1h).
2	<b>ADI</b> – WO. 0 = Ignored for the PCH. Should be programmed to 0.
1	<b>Single or Cascade (SNGL)</b> – WO. 0 = Must be programmed to a 0 to indicate two controllers operating in cascade mode.
0	<b>ICW4 Write Required (IC4)</b> – WO. 1 = This bit must be programmed to a 1 to indicate that ICW4 needs to be programmed.

## 12.5.3 ICW2—Initialization Command Word 2 Register

Offset Address: Master Controller – 21h      Attribute:      WO  
 Slave Controller – A1h      Size:      8 bit /controller  
 Default Value: All bits undefined

ICW2 is used to initialize the interrupt controller with the five most significant bits of the interrupt vector address. The value programmed for bits[7:3] is used by the processor to define the base address in the interrupt vector table for the interrupt routines associated with each IRQ on the controller. Typical ISA ICW2 values are 08h for the master controller and 70h for the slave controller.

Bit	Description
7:3	<b>Interrupt Vector Base Address</b> – WO. Bits [7:3] define the base address in the interrupt vector table for the interrupt routines associated with each interrupt request level input.







## 12.5.6 ICW4—Initialization Command Word 4 Register

Offset Address: Master Controller – 021h    Attribute:WO  
 Slave Controller – 0A1h    Size: 8 bits  
 Default Value: 01h

Bit	Description
7:5	0 = These bits must be programmed to 0.
4	<b>Special Fully Nested Mode (SFNM)</b> – WO. 0 = Should normally be disabled by writing a 0 to this bit. 1 = Special fully nested mode is programmed.
3	<b>Buffered Mode (BUF)</b> – WO. 0 = Must be programmed to 0 for the PCH. This is non-buffered mode.
2	<b>Master/Slave in Buffered Mode</b> – WO. Not used. 0 = Should always be programmed to 0.
1	<b>Automatic End of Interrupt (AEOI)</b> – WO. 0 = This bit should normally be programmed to 0. This is the normal end of interrupt. 1 = Automatic End of Interrupt (AEOI) mode is programmed.
0	<b>Microprocessor Mode</b> – WO. 1 = Must be programmed to 1 to indicate that the controller is operating in an Intel Architecture-based system.

## 12.5.7 OCW1—Operational Control Word 1 (Interrupt Mask) Register

Offset Address: Master Controller – 021h    Attribute:R/W  
 Slave Controller – 0A1h    Size: 8 bits  
 Default Value: 00h

Bit	Description
7:0	<b>Interrupt Request Mask</b> – R/W. When a 1 is written to any bit in this register, the corresponding IRQ line is masked. When a 0 is written to any bit in this register, the corresponding IRQ mask bit is cleared, and interrupt requests will again be accepted by the controller. Masking IRQ2 on the master controller will also mask the interrupt requests from the slave controller.



### 12.5.8 OCW2—Operational Control Word 2 Register

Offset Address: Master Controller – 020h Attribute:WO  
 Slave Controller – 0A0h Size: 8 bits  
 Default Value: Bit[4:0]=undefined, Bit[7:5]=001

Following a part reset or ICW initialization, the controller enters the fully nested mode of operation. Non-specific EOI without rotation is the default. Both rotation mode and specific EOI mode are disabled following initialization.

Bit	Description																				
7:5	<p><b>Rotate and EOI Codes (R, SL, EOI)</b> – WO. These three bits control the Rotate and End of Interrupt modes and combinations of the two.</p> <p>000 = Rotate in Auto EOI Mode (Clear)            001 = Non-specific EOI command            010 = No Operation            011 = *Specific EOI Command            100 = Rotate in Auto EOI Mode (Set)            101 = Rotate on Non-Specific EOI Command            110 = *Set Priority Command            111 = *Rotate on Specific EOI Command            *L0 – L2 Are Used</p>																				
4:3	<p><b>OCW2 Select</b> – WO. When selecting OCW2, bits 4:3 = 00</p>																				
2:0	<p><b>Interrupt Level Select (L2, L1, L0)</b> – WO. L2, L1, and L0 determine the interrupt level acted upon when the SL bit is active. A simple binary code, outlined below, selects the channel for the command to act upon. When the SL bit is inactive, these bits do not have a defined function; programming L2, L1 and L0 to 0 is sufficient in this case.</p> <table border="1"> <thead> <tr> <th>Code</th> <th>Interrupt Level</th> <th>Code</th> <th>Interrupt Level</th> </tr> </thead> <tbody> <tr> <td>000b</td> <td>IRQ0/8</td> <td>000b</td> <td>IRQ4/12</td> </tr> <tr> <td>001b</td> <td>IRQ1/9</td> <td>001b</td> <td>IRQ5/13</td> </tr> <tr> <td>010b</td> <td>IRQ2/10</td> <td>010b</td> <td>IRQ6/14</td> </tr> <tr> <td>011b</td> <td>IRQ3/11</td> <td>011b</td> <td>IRQ7/15</td> </tr> </tbody> </table>	Code	Interrupt Level	Code	Interrupt Level	000b	IRQ0/8	000b	IRQ4/12	001b	IRQ1/9	001b	IRQ5/13	010b	IRQ2/10	010b	IRQ6/14	011b	IRQ3/11	011b	IRQ7/15
Code	Interrupt Level	Code	Interrupt Level																		
000b	IRQ0/8	000b	IRQ4/12																		
001b	IRQ1/9	001b	IRQ5/13																		
010b	IRQ2/10	010b	IRQ6/14																		
011b	IRQ3/11	011b	IRQ7/15																		

### 12.5.9 OCW3—Operational Control Word 3 Register

Offset Address: Master Controller – 020h Attribute:WO  
 Slave Controller – 0A0h Size: 8 bits  
 Default Value: Bit[6,0]=0, Bit[7,4:2]=undefined,  
 Bit[5,1]=1

Bit	Description
7	Reserved. Must be 0.
6	<p><b>Special Mask Mode (SMM)</b> – WO.</p> <p>1 = The Special Mask Mode can be used by an interrupt service routine to dynamically alter the system priority structure while the routine is executing, through selective enabling/disabling of the other channel's mask bits. Bit 5, the ESMM bit, must be set for this bit to have any meaning.</p>
5	<p><b>Enable Special Mask Mode (ESMM)</b> – WO.</p> <p>0 = Disable. The SMM bit becomes a "don't care".            1 = Enable the SMM bit to set or reset the Special Mask Mode.</p>



Bit	Description
4:3	<b>OCW3 Select</b> — WO. When selecting OCW3, bits 4:3 = 01
2	<b>Poll Mode Command</b> — WO. 0 = Disable. Poll Command is not issued. 1 = Enable. The next I/O read to the interrupt controller is treated as an interrupt acknowledge cycle. An encoded byte is driven onto the data bus, representing the highest priority level requesting service.
1:0	<b>Register Read Command</b> — WO. These bits provide control for reading the In-Service Register (ISR) and the Interrupt Request Register (IRR). When bit 1=0, bit 0 will not affect the register read selection. When bit 1=1, bit 0 selects the register status returned following an OCW3 read. If bit 0=0, the IRR will be read. If bit 0=1, the ISR will be read. Following ICW initialization, the default OCW3 port address read will be "read IRR". To retain the current selection (read ISR or read IRR), always write a 0 to bit 1 when programming this register. The selected register can be read repeatedly without reprogramming OCW3. To select a new status register, OCW3 must be reprogrammed prior to attempting the read. 00 = No Action 01 = No Action 10 = Read IRQ Register 11 = Read IS Register

### 12.5.10 ELCR1—Master Controller Edge/Level Triggered Register

Offset Address: 4D0h  
Default Value: 00h

Attribute: R/W  
Size: 8 bits

In edge mode, (bit[x] = 0), the interrupt is recognized by a low to high transition. In level mode (bit[x] = 1), the interrupt is recognized by a high level. The cascade channel, IRQ2, the heart beat timer (IRQ0), and the keyboard controller (IRQ1), cannot be put into level mode.

Bit	Description
7	<b>IRQ7 ECL</b> — R/W. 0 = Edge 1 = Level
6	<b>IRQ6 ECL</b> — R/W. 0 = Edge 1 = Level.
5	<b>IRQ5 ECL</b> — R/W. 0 = Edge 1 = Level
4	<b>IRQ4 ECL</b> — R/W. 0 = Edge 1 = Level
3	<b>IRQ3 ECL</b> — R/W. 0 = Edge 1 = Level
2:0	Reserved. Must be 0.



### 12.5.11 ELCR2—Slave Controller Edge/Level Triggered Register

Offset Address: 4D1h  
Default Value: 00h

Attribute: R/W  
Size: 8 bits

In edge mode, (bit[x] = 0), the interrupt is recognized by a low to high transition. In level mode (bit[x] = 1), the interrupt is recognized by a high level. The real time clock, IRQ8#, and the floating point error interrupt, IRQ13, cannot be programmed for level mode.

Bit	Description
7	<b>IRQ15 ECL</b> — R/W. 0 = Edge 1 = Level
6	<b>IRQ14 ECL</b> — R/W. 0 = Edge 1 = Level
5	Reserved. Must be 0.
4	<b>IRQ12 ECL</b> — R/W. 0 = Edge 1 = Level
3	<b>IRQ11 ECL</b> — R/W. 0 = Edge 1 = Level
2	<b>IRQ10 ECL</b> — R/W. 0 = Edge 1 = Level
1	<b>IRQ9 ECL</b> — R/W. 0 = Edge 1 = Level
0	Reserved. Must be 0.



## 12.6 Advanced Programmable Interrupt Controller (APIC)

### 12.6.1 APIC Register Map

The APIC is accessed using an indirect addressing scheme. Two registers are visible by software for manipulation of most of the APIC registers. These registers are mapped into memory space. The address bits 19:12 of the address range are programmable through bits 7:0 of OIC register (Chipset Config Registers:Offset 31FEh) The registers are shown in [Table 12-4](#).

**Table 12-4. APIC Direct Registers**

Address	Mnemonic	Register Name	Size	Type
FEC_0000h	IND	Index	8 bits	R/W
FEC_0010h	DAT	Data	32 bits	R/W
FEC_0040h	EOIR	EOI	32 bits	WO

[Table 12-5](#) lists the registers which can be accessed within the APIC using the Index Register. When accessing these registers, accesses must be done one DWord at a time. For example, software should never access byte 2 from the Data register before accessing bytes 0 and 1. The hardware will not attempt to recover from a bad programming model in this case.

**Table 12-5. APIC Indirect Registers**

Index	Mnemonic	Register Name	Size	Type
00	ID	Identification	32 bits	R/W
01	VER	Version	32 bits	RO
02-0F	—	Reserved	—	RO
10-11	REDIR_TBL0	Redirection Table 0	64 bits	R/W, RO
12-13	REDIR_TBL1	Redirection Table 1	64 bits	R/W, RO
...	...	...	...	...
3E-3F	REDIR_TBL23	Redirection Table 23	64 bits	R/W, RO
40-FF	—	Reserved	—	RO

### 12.6.2 IND—Index Register

Memory Address FEC\_0000h                      Attribute:              R/W  
 Default Value: 00h Size:                      8 bits

The Index Register will select which APIC indirect register to be manipulated by software. The selector values for the indirect registers are listed in [Table 12-5](#). Software will program this register to select the desired APIC internal register

Bit	Description
7:0	<b>APIC Index</b> — R/W. This is an 8-bit pointer into the I/O APIC register table.



### 12.6.3 DAT—Data Register

Memory Address FEC\_0000h Attribute: R/W  
Default Value: 00000000h Size: 32 bits

This is a 32-bit register specifying the data to be read or written to the register pointed to by the Index register. This register can only be accessed in DWord quantities.

Bit	Description
7:0	<b>APIC Data</b> — R/W. This is a 32-bit register for the data to be read or written to the APIC indirect register (Table 12-5) pointed to by the Index register (Memory Address FEC0_0000h).

### 12.6.4 EOIR—EOI Register

Memory Address FEC\_0000h Attribute: WO  
Default Value: N/A Size: 32 bits

The EOI register is present to provide a mechanism to maintain the level triggered semantics for level-triggered interrupts issued on the parallel bus.

When a write is issued to this register, the I/O APIC will check the lower 8 bits written to this register, and compare it with the vector field for each entry in the I/O Redirection Table. When a match is found, the Remote\_IRR bit (Index Offset 10h, bit 14) for that I/O Redirection Entry will be cleared.

**Note:** If multiple I/O Redirection entries, for any reason, assign the same vector for more than one interrupt input, each of those entries will have the Remote\_IRR bit reset to 0. The interrupt, which was prematurely reset, will not be lost because if its input remained active when the Remote\_IRR bit was cleared, the interrupt will be reissued and serviced at a later time. Note that only bits 7:0 are actually used. Bits 31:8 are ignored by the PCH.

**Note:** To provide for future expansion, the processor should always write a value of 0 to Bits 31:8.

Bit	Description
31:8	Reserved. To provide for future expansion, the processor should always write a value of 0 to Bits 31:8.
7:0	<b>Redirection Entry Clear</b> — WO. When a write is issued to this register, the I/O APIC will check this field, and compare it with the vector field for each entry in the I/O Redirection Table. When a match is found, the Remote_IRR bit for that I/O Redirection Entry will be cleared.



### 12.6.5 ID—Identification Register

Index Offset: 00h                                  Attribute: R/W  
 Default Value: 00000000h                      Size: 32 bits

The APIC ID serves as a physical name of the APIC. The APIC bus arbitration ID for the APIC is derived from its I/O APIC ID. This register is reset to 0 on power-up reset.

Bit	Description
31:28	Reserved
27:24	<b>APIC ID</b> — R/W. Software must program this value before using the APIC.
23:16	Reserved
15	Scratchpad Bit.
14:0	Reserved

### 12.6.6 VER—Version Register

Index Offset: 01h                                  Attribute: RO, R/WO  
 Default Value: 00170020h                      Size: 32 bits

Each I/O APIC contains a hardwired Version Register that identifies different implementation of APIC and their versions. The maximum redirection entry information also is in this register, to let software know how many interrupt are supported by this APIC.

Bit	Description
31:24	Reserved
23:16	<b>Maximum Redirection Entries (MRE)</b> — R/WO. This is the entry number (0 being the lowest entry) of the highest entry in the redirection table. It is equal to the number of interrupt input pins minus one and is in the range 0 through 239. In the PCH this field is hardwired to 17h to indicate 24 interrupts. BIOS must write to this field after PLTRST# to lockdown the value. this allows BIOS to utilize some of the entries for its own purpose and thus advertising fewer IOxAPIC Redirection Entries to the OS.
15	<b>Pin Assertion Register Supported (PRQ)</b> — RO. Indicate that the IOxAPIC does not implement the Pin Assertion Register.
14:8	Reserved
7:0	<b>Version (VS)</b> — RO. This is a version number that identifies the implementation version.



### 12.6.7 REDIR\_TBL—Redirection Table Register

Index Offset: 10h–11h (vector 0) through 3E–3Fh (vector 23) Attribute: R/W, RO  
 Default Value: Bit 16 = 1. All other bits undefined Size: 64 bits each, (accessed as two 32 bit quantities)

The Redirection Table has a dedicated entry for each interrupt input pin. The information in the Redirection Table is used to translate the interrupt manifestation on the corresponding interrupt pin into an APIC message.

The APIC will respond to an edge triggered interrupt as long as the interrupt is held until after the acknowledge cycle has begun. Once the interrupt is detected, a delivery status bit internally to the I/O APIC is set. The state machine will step ahead and wait for an acknowledgment from the APIC unit that the interrupt message was sent. Only then will the I/O APIC be able to recognize a new edge on that interrupt pin. That new edge will only result in a new invocation of the handler if its acceptance by the destination APIC causes the Interrupt Request Register bit to go from 0 to 1. (In other words, if the interrupt was not already pending at the destination.)

Bit	Description
63:56	<b>Destination</b> — R/W. If bit 11 of this entry is 0 (Physical), then bits 59:56 specifies an APIC ID. In this case, bits 63:59 should be programmed by software to 0. If bit 11 of this entry is 1 (Logical), then bits 63:56 specify the logical destination address of a set of processors.
55:48	<b>Extended Destination ID (EDID)</b> — RO. These bits are sent to a local APIC only when in Processor System Bus mode. They become bits 11:4 of the address.
47:17	Reserved
16	<b>Mask</b> — R/W. 0 = Not masked: An edge or level on this interrupt pin results in the delivery of the interrupt to the destination. 1 = Masked: Interrupts are not delivered nor held pending. Setting this bit after the interrupt is accepted by a local APIC has no effect on that interrupt. This behavior is identical to the device withdrawing the interrupt before it is posted to the processor. It is software's responsibility to deal with the case where the mask bit is set after the interrupt message has been accepted by a local APIC unit but before the interrupt is dispensed to the processor.
15	<b>Trigger Mode</b> — R/W. This field indicates the type of signal on the interrupt pin that triggers an interrupt. 0 = Edge triggered. 1 = Level triggered.
14	<b>Remote IRR</b> — R/W. This bit is used for level triggered interrupts; its meaning is undefined for edge triggered interrupts. 0 = Reset when an EOI message is received from a local APIC. 1 = Set when Local APIC/s accept the level interrupt sent by the I/O APIC.
13	<b>Interrupt Input Pin Polarity</b> — R/W. This bit specifies the polarity of each interrupt signal connected to the interrupt pins. 0 = Active high. 1 = Active low.
12	<b>Delivery Status</b> — RO. This field contains the current status of the delivery of this interrupt. Writes to this bit have no effect. 0 = Idle. No activity for this interrupt. 1 = Pending. Interrupt has been injected, but delivery is not complete.





Bit	Description
11	<b>Destination Mode</b> — R/W. This field determines the interpretation of the Destination field. 0 = Physical. Destination APIC ID is identified by bits 59:56. 1 = Logical. Destinations are identified by matching bit 63:56 with the Logical Destination in the Destination Format Register and Logical Destination Register in each Local APIC.
10:8	<b>Delivery Mode</b> — R/W. This field specifies how the APICs listed in the destination field should act upon reception of this signal. Certain Delivery Modes will only operate as intended when used in conjunction with a specific trigger mode. These encodings are listed in the note below:
7:0	<b>Vector</b> — R/W. This field contains the interrupt vector for this interrupt. Values range between 10h and FEh.

**Note:** Delivery Mode encoding:

- 000 = Fixed. Deliver the signal on the INTR signal of all processor cores listed in the destination. Trigger Mode can be edge or level.
- 001 = Lowest Priority. Deliver the signal on the INTR signal of the processor core that is executing at the lowest priority among all the processors listed in the specified destination. Trigger Mode can be edge or level.
- 010 = SMI (System Management Interrupt). Requires the interrupt to be programmed as edge triggered. The vector information is ignored but must be programmed to all 0s for future compatibility: **not supported**
- 011 = Reserved
- 100 = NMI. Deliver the signal on the NMI signal of all processor cores listed in the destination. Vector information is ignored. NMI is treated as an edge triggered interrupt even if it is programmed as level triggered. For proper operation this redirection table entry must be programmed to edge triggered. The NMI delivery mode does not set the RIRR bit. If the redirection table is incorrectly set to level, the loop count will continue counting through the redirection table addresses. Once the count for the NMI pin is reached again, the interrupt will be sent again: **not supported**
- 101 = INIT. Deliver the signal to all processor cores listed in the destination by asserting the INIT signal. All addressed local APICs will assume their INIT state. INIT is always treated as an edge triggered interrupt even if programmed as level triggered. For proper operation this redirection table entry must be programmed to edge triggered. The INIT delivery mode does not set the RIRR bit. If the redirection table is incorrectly set to level, the loop count will continue counting through the redirection table addresses. Once the count for the INIT pin is reached again, the interrupt will be sent again: **not supported**
- 110 = Reserved
- 111 = ExtINT. Deliver the signal to the INTR signal of all processor cores listed in the destination as an interrupt that originated in an externally connected 8259A compatible interrupt controller. The INTA cycle that corresponds to this ExtINT delivery will be routed to the external controller that is expected to supply the vector. Requires the interrupt to be programmed as edge triggered.



## 12.7 Real Time Clock Registers

### 12.7.1 I/O Register Address Map

The RTC internal registers and RAM are organized as two banks of 128 bytes each, called the standard and extended banks. The first 14 bytes of the standard bank contain the RTC time and date information along with four registers, A–D, that are used for configuration of the RTC. The extended bank contains a full 128 bytes of battery backed SRAM, and will be accessible even when the RTC module is disabled (using the RTC configuration register). Registers A–D do not physically exist in the RAM.

All data movement between the host processor and the real-time clock is done through registers mapped to the standard I/O space. The register map is shown in [Table 12-6](#).

**Table 12-6. RTC I/O Registers**

I/O Locations	If U128E bit = 0	Function
70h and 74h	Also alias to 72h and 76h	Real-Time Clock (Standard RAM) Index Register
71h and 75h	Also alias to 73h and 77h	Real-Time Clock (Standard RAM) Target Register
72h and 76h		Extended RAM Index Register (if enabled)
73h and 77h		Extended RAM Target Register (if enabled)

**Notes:**

1. I/O locations 70h and 71h are the standard legacy location for the real-time clock. The map for this bank is shown in [Table 12-7](#). Locations 72h and 73h are for accessing the extended RAM. The extended RAM bank is also accessed using an indexed scheme. I/O address 72h is used as the address pointer and I/O address 73h is used as the data register. Index addresses above 127h are not valid. If the extended RAM is not needed, it may be disabled.
2. Software must preserve the value of bit 7 at I/O addresses 70h and 74h. When writing to this address, software must first read the value, and then write the same value for bit 7 during the sequential address write. Note that port 70h is not directly readable. The only way to read this register is through Alt Access mode. Although RTC Index bits 6:0 are readable from port 74h, bit 7 will always return 0. If the NMI# enable is not changed during normal operation, software can alternatively read this bit once and then retain the value for all subsequent writes to port 70h.

### 12.7.2 Indexed Registers

The RTC contains two sets of indexed registers that are accessed using the two separate Index and Target registers (70/71h or 72/73h), as shown in [Table 12-7](#).

**Table 12-7. RTC (Standard) RAM Bank (Sheet 1 of 2)**

Index	Name
00h	Seconds
01h	Seconds Alarm
02h	Minutes
03h	Minutes Alarm
04h	Hours
05h	Hours Alarm
06h	Day of Week



Table 12-7. RTC (Standard) RAM Bank (Sheet 2 of 2)

Index	Name
07h	Day of Month
08h	Month
09h	Year
0Ah	Register A
0Bh	Register B
0Ch	Register C
0Dh	Register D
0Eh-7Fh	114 Bytes of User RAM

### 12.7.2.1 RTC\_REGA—Register A

RTC Index:	0A	Attribute:	R/W
Default Value:	Undefined	Size:	8-bit
Lockable:	No	Power Well:	RTC

This register is used for general configuration of the RTC functions. None of the bits are affected by RSMRST# or any other PCH reset signal.

Bit	Description
7	<b>Update In Progress (UIP)</b> — R/W. This bit may be monitored as a status flag. 0 = The update cycle will not start for at least 488 $\mu$ s. The time, calendar, and alarm information in RAM is always available when the UIP bit is 0. 1 = The update is soon to occur or is in progress.
6:4	<b>Division Chain Select (DV[2:0])</b> — R/W. These three bits control the divider chain for the oscillator, and are not affected by RSMRST# or any other reset signal. 010 = Normal Operation 11X = Divider Reset 101 = Bypass 15 stages (test mode only) 100 = Bypass 10 stages (test mode only) 011 = Bypass 5 stages (test mode only) 001 = Invalid 000 = Invalid
3:0	<b>Rate Select (RS[3:0])</b> — R/W. Selects one of 13 taps of the 15 stage divider chain. The selected tap can generate a periodic interrupt if the PIE bit is set in Register B. Otherwise this tap will set the PF flag of Register C. If the periodic interrupt is not to be used, these bits should all be set to 0. RS3 corresponds to bit 3. 0000 = Interrupt never toggles 0001 = 3.90625 ms 0010 = 7.8125 ms 0011 = 122.070 $\mu$ s 0100 = 244.141 $\mu$ s 0101 = 488.281 $\mu$ s 0110 = 976.5625 $\mu$ s 0111 = 1.953125 ms 1000 = 3.90625 ms 1001 = 7.8125 ms 1010 = 15.625 ms 1011 = 31.25 ms 1100 = 62.5 ms 1101 = 125 ms 1110 = 250 ms 1111 = 500 ms



### 12.7.2.2 RTC\_REGB—Register B (General Configuration)

RTC Index: 0Bh Attribute: R/W  
 Default Value: U0U00UUU (U: Undefined) Size: 8-bit  
 Lockable: No Power Well: RTC

Bit	Description
7	<b>Update Cycle Inhibit (SET)</b> — R/W. Enables/Inhibits the update cycles. This bit is not affected by RSMRST# nor any other reset signal. 0 = Update cycle occurs normally once each second. 1 = A current update cycle will abort and subsequent update cycles will not occur until SET is returned to 0. When set is one, the BIOS may initialize time and calendar bytes safely.  <b>Note:</b> This bit should be set then cleared early in BIOS POST after each powerup directly after coin-cell battery insertion.
6	<b>Periodic Interrupt Enable (PIE)</b> — R/W. This bit is cleared by RSMRST#, but not on any other reset. 0 = Disable. 1 = Enable. Allows an interrupt to occur with a time base set with the RS bits of register A.
5	<b>Alarm Interrupt Enable (AIE)</b> — R/W. This bit is cleared by RTCRST#, but not on any other reset. 0 = Disable. 1 = Enable. Allows an interrupt to occur when the AF is set by an alarm match from the update cycle. An alarm can occur once a second, one an hour, once a day, or one a month.
4	<b>Update-Ended Interrupt Enable (UIE)</b> — R/W. This bit is cleared by RSMRST#, but not on any other reset. 0 = Disable. 1 = Enable. Allows an interrupt to occur when the update cycle ends.
3	<b>Square Wave Enable (SQWE)</b> — R/W. This bit serves no function in the PCH. It is left in this register bank to provide compatibility with the Motorola 146818B. The PCH has no SQW pin. This bit is cleared by RSMRST#, but not on any other reset.
2	<b>Data Mode (DM)</b> — R/W. This bit specifies either binary or BCD data representation. This bit is not affected by RSMRST# nor any other reset signal. 0 = BCD 1 = Binary
1	<b>Hour Format (HOURFORM)</b> — R/W. This bit indicates the hour byte format. This bit is not affected by RSMRST# nor any other reset signal. 0 = Twelve-hour mode. In twelve-hour mode, the seventh bit represents AM as 0 and PM as one. 1 = Twenty-four hour mode.
0	<b>Daylight Savings Legacy Software Support (DLSWS)</b> — R/W. Daylight savings functionality is no longer supported. This bit is used to maintain legacy software support and has no associated functionality. If BUC.DSO bit is set, the DLSWS bit continues to be R/W.

### 12.7.2.3 RTC\_REGC—Register C (Flag Register)

RTC Index: 0Ch Attribute: RO  
 Default Value: 00U00000 (U: Undefined) Size: 8-bit  
 Lockable: No Power Well: RTC

Writes to Register C have no effect.

Bit	Description
7	<b>Interrupt Request Flag (IRQF)</b> — RO. $IRQF = (PF * PIE) + (AF * AIE) + (UF * UFE)$ . This bit also causes the RTC Interrupt to be asserted. This bit is cleared upon RSMRST# or a read of Register C.
6	<b>Periodic Interrupt Flag (PF)</b> — RO. This bit is cleared upon RSMRST# or a read of Register C. 0 = If no taps are specified using the RS bits in Register A, this flag will not be set. 1 = Periodic interrupt Flag will be 1 when the tap specified by the RS bits of register A is 1.



Bit	Description
5	<b>Alarm Flag (AF)</b> — RO. 0 = This bit is cleared upon RTCRST# or a read of Register C. 1 = Alarm Flag will be set after all Alarm values match the current time.
4	<b>Update-Ended Flag (UF)</b> — RO. 0 = The bit is cleared upon RSMRST# or a read of Register C. 1 = Set immediately following an update cycle for each second.
3:0	Reserved. Will always report 0.

### 12.7.2.4 RTC\_REGD—Register D (Flag Register)

RTC Index:	0Dh	Attribute:	R/W
Default Value:	10UUUUUU (U: Undefined)	Size:	8-bit
Lockable:	No	Power Well:	RTC

Bit	Description
7	<b>Valid RAM and Time Bit (VRT)</b> — R/W. 0 = This bit should always be written as a 0 for write cycle, however it will return a 1 for read cycles. 1 = This bit is hardwired to 1 in the RTC power well.
6	Reserved. This bit always returns a 0 and should be set to 0 for write cycles.
5:0	<b>Date Alarm</b> — R/W. These bits store the date of month alarm value. If set to 000000b, then a don't care state is assumed. The host must configure the date alarm for these bits to do anything, yet they can be written at any time. If the date alarm is not enabled, these bits will return 0s to mimic the functionality of the Motorola 146818B. These bits are not affected by any reset assertion.

## 12.8 Processor Interface Registers

Table 12-8 is the register address map for the processor interface registers.

**Table 12-8. Processor Interface PCI Register Address Map**

Offset	Mnemonic	Register Name	Default	Attribute
61h	NMI_SC	NMI Status and Control	00h	R/W, RO
70h	NMI_EN	NMI Enable	80h	R/W (special)
92h	PORT92	Init	00h	R/W
F0h	COPROC_ERR	Coprocessor Error	00h	WO
CF9h	RST_CNT	Reset Control	00h	R/W

### 12.8.1 NMI\_SC—NMI Status and Control Register

I/O Address:	61h	Attribute:	R/W, RO
Default Value:	00h	Size:	8-bit
Lockable:	No	Power Well:	Core

Bit	Description
7	<b>SERR# NMI Source Status (SERR#_NMI_STS)</b> — RO. 1 = Bit is set if a PCI agent detected a system error and pulses the PCI SERR# line and if bit 2 (PCI_SERR_EN) is cleared. This interrupt source is enabled by setting bit 2 to 0. To reset the interrupt, set bit 2 to 1 and then set it to 0. When writing to port 61h, this bit must be 0. <b>Note:</b> This bit is set by any of the PCH internal sources of SERR; this includes SERR assertions forwarded from the secondary PCI bus, errors on a PCI Express* port, or other internal functions that generate SERR#.



Bit	Description
6	<b>IOCHK# NMI Source Status (IOCHK_NMI_STS)</b> — RO. 1 = Bit is set if an LPC agent (using SERIRQ) asserted IOCHK# and if bit 3 (IOCHK_NMI_EN) is cleared. This interrupt source is enabled by setting bit 3 to 0. To reset the interrupt, set bit 3 to 1 and then set it to 0. When writing to port 61h, this bit must be a 0.
5	<b>Timer Counter 2 OUT Status (TMR2_OUT_STS)</b> — RO. This bit reflects the current state of the 8254 counter 2 output. Counter 2 must be programmed following any PCI reset for this bit to have a determinate value. When writing to port 61h, this bit must be a 0.
4	<b>Refresh Cycle Toggle (REF_TOGGLE)</b> — RO. This signal toggles from either 0 to 1 or 1 to 0 at a rate that is equivalent to when refresh cycles would occur. When writing to port 61h, this bit must be a 0.
3	<b>IOCHK# NMI Enable (IOCHK_NMI_EN)</b> — R/W. 0 = Enabled. 1 = Disabled and cleared.
2	<b>PCI SERR# Enable (PCI_SERR_EN)</b> — R/W. 0 = SERR# NMIs are enabled. 1 = SERR# NMIs are disabled and cleared.
1	<b>Speaker Data Enable (SPKR_DAT_EN)</b> — R/W. 0 = SPKR output is a 0. 1 = SPKR output is equivalent to the Counter 2 OUT signal value.
0	<b>Timer Counter 2 Enable (TIM_CNT2_EN)</b> — R/W. 0 = Disable 1 = Enable

### 12.8.2 NMI\_EN—NMI Enable (and Real Time Clock Index) Register

I/O Address:	70h	Attribute:	R/W (special)
Default Value:	80h	Size:	8-bit
Lockable:	No	Power Well:	Core

**Note:** The RTC Index field is write-only for normal operation. This field can only be read in Alt-Access Mode. Note, however, that this register is aliased to Port 74h (documented in Table 12-6), and all bits are readable at that address.

Bits	Description
7	<b>NMI Enable (NMI_EN)</b> — R/W (special). 0 = Enable NMI sources. 1 = Disable All NMI sources.
6:0	<b>Real Time Clock Index Address (RTC_INDX)</b> — R/W (special). This data goes to the RTC to select which register or CMOS RAM address is being accessed.

### 12.8.3 PORT92—Init Register

I/O Address:	92h	Attribute:	R/W
Default Value:	00h	Size:	8-bit
Lockable:	No	Power Well:	Core

Bit	Description
7:2	Reserved
1	<b>Alternate A20 Gate (ALT_A20_GATE)</b> — R/W. Functionality reserved. A20M# functionality is not supported.
0	<b>INIT_NOW</b> — R/W. When this bit transitions from a 0 to a 1, the PCH will force INIT# active for 16 PCI clocks.



## 12.8.4 COPROC\_ERR—Coproprocessor Error Register

I/O Address:	F0h	Attribute:	WO
Default Value:	00h	Size:	8-bits
Lockable:	No	Power Well:	Core

Bits	Description
7:0	<b>Coproprocessor Error (COPROC_ERR)</b> — WO. Any value written to this register will cause IGNNE# to go active, if FERR# had generated an internal IRQ13. For FERR# to generate an internal IRQ13, the COPROC_ERR_EN bit must be 1.

## 12.8.5 RST\_CNT—Reset Control Register

I/O Address:	CF9h	Attribute:	R/W
Default Value:	00h	Size:	8-bit
Lockable:	No	Power Well:	Core

Bit	Description
7:4	Reserved
3	<p><b>Full Reset (FULL_RST)</b> — R/W. This bit is used to determine the states of SLP_S3#, SLP_S4#, and SLP_S5# after a CF9 hard reset (SYS_RST =1 and RST_CPU is set to 1), after PCH_PWROK going low (with RSMRST# high), or after two TCO timeouts.</p> <p>0 = PCH will keep SLP_S3#, SLP_S4# and SLP_S5# high.            1 = PCH will drive SLP_S3#, SLP_S4# and SLP_S5# low for 3 – 5 seconds.</p> <p><b>Note:</b> When this bit is set, it also causes the full power cycle (SLP_S3/4/5# assertion) in response to SYS_RESET#, PCH_PWROK#, and Watchdog timer reset sources.</p>
2	<p><b>Reset Processor (RST_CPU)</b> — R/W. When this bit transitions from a 0 to a 1, it initiates a hard or soft reset, as determined by the SYS_RST bit (bit 1 of this register).</p>
1	<p><b>System Reset (SYS_RST)</b> — R/W. This bit is used to determine a hard or soft reset to the processor.</p> <p>0 = When RST_CPU bit goes from 0 to 1, the PCH performs a soft reset by activating INIT# for 16 PCI clocks.            1 = When RST_CPU bit goes from 0 to 1, the PCH performs a hard reset by activating PLTRST# active for a minimum of about 1 milliseconds. In this case, SLP_S3#, SLP_S4# and SLP_S5# state (assertion or de-assertion) depends on FULL_RST bit setting. The PCH main power well is reset when this bit is 1. It also resets the resume well bits (except for those noted throughout this document).</p>
0	Reserved



## 12.9 Power Management Registers

The power management registers are distributed within the PCI Device 31: Function 0 space, as well as a separate I/O range. Each register is described below. Unless otherwise indicated, bits are in the main (core) power well.

Bits not explicitly defined in each register are assumed to be reserved. When writing to a reserved bit, the value should always be 0. Software should not attempt to use the value read from a reserved bit, as it may not be consistently 1 or 0.

### 12.9.1 Power Management PCI Configuration Registers (PM–D31:F0)

Table 12-9 shows a small part of the configuration space for PCI Device 31: Function 0. It includes only those registers dedicated for power management. Some of the registers are only used for Legacy Power management schemes.

**Table 12-9. Power Management PCI Register Address Map (PM–D31:F0)**

Offset	Mnemonic	Register Name	Default	Attribute
A0h–A1h	GEN_PMCON_1	General Power Management Configuration 1	0000h	R/W, R/WLO, RO
A2–A3h	GEN_PMCON_2	General Power Management Configuration 2	2000h	R/W, R/WC, RO
A4h–A5h	GEN_PMCON_3	General Power Management Configuration 3	4206h	R/W, R/WC, RO, R/WL
A6h	GEN_PMCON_LOCK	General Power Management Configuration Lock	00h	RO, R/WL
AAh	BM_BREAK_EN_2	BM_BREAK_EN Register #2	00h	R/W, RO
ABh	BM_BREAK_EN	BM_BREAK_EN Register	00h	R/W, RO
B8h–BBh	GPI_ROUT	GPI Routing Control Register	00000000h	R/W
BCh–BFh	GPI_ROUT2	GPI Routing Control Register #2	00000000h	R/W

#### 12.9.1.1 GEN\_PMCON\_1—General PM Configuration 1 Register (PM–D31:F0)

Offset Address:	A0–A1h	Attribute:	R/W, RO, R/WLO
Default Value:	0000h	Size:	16-bit
Lockable:	No	Usage:	ACPI, Legacy
		Power Well:	Core

Bit	Description
15	Reserved
14	<b>GEN_PMCON_1 Field 4</b> - R/W. BIOS may write to this field.
13	<b>GEN_PMCON_1 Field 3</b> - R/W. BIOS may write to this field.
12	<b>GEN_PMCON_1 Field 2</b> - R/W. BIOS may write to this field.
11	<b>GEN_PMCON_1 Field 1</b> - R/W. BIOS must program this field to 1b.
10	<b>BIOS_PCI_EXP_EN</b> — R/W. This bit acts as a global enable for the SCI associated with the PCI Express* ports. 0 = The various PCI Express ports and processor cannot cause the PCI_EXP_STS bit to go active. 1 = The various PCI Express ports and processor can cause the PCI_EXP_STS bit to go active.
9	<b>PWRBTN_LVL</b> — RO. This bit indicates the current state of the PWRBTN# signal. 0 = Low. 1 = High.





Bit	Description
8:7	Reserved
6	<b>SMI_LOCK_GP22</b> — R/W/O. When this bit is set, writes to GPI_ROUT2[7:6], ALT_GPI_SMI_EN2[3], and GP_IO_SEL[22] will have no effect. Once the SMI_LOCK_GP22 bit is set, writes of 0 to SMI_LOCK_GP22 have no effect (that is, once set, this bit can only be cleared by PLTRST#).
5	<b>SMI_LOCK_GP6</b> — R/W/O. When this bit is set, writes to GPI_ROUT[13:12], ALT_GPI_SMI_EN[6] and GP_IO_SEL[6] will have no effect. Once the SMI_LOCK_GP6 bit is set, writes of 0 to SMI_LOCK_GP6 have no effect (that is, once set, this bit can only be cleared by PLTRST#).
4	<b>SMI_LOCK</b> — R/W/O. When this bit is set, writes to the GLB_SMI_EN bit (PMBASE + 30h, bit 0) will have no effect. Once the SMI_LOCK bit is set, writes of 0 to SMI_LOCK bit will have no effect (that is, once set, this bit can only be cleared by PLTRST#).
3	<b>Pseudo CLKRUN_EN(PSEUDO_CLKRUN_EN)</b> — R/W. 0 = Disable. 1 = Enable internal CLKRUN# logic to allow DMI PLL shutdown. This bit has no impact on state of external CLKRUN# pin.  <b>Notes:</b> 1. PSEUDO_CLKRUN_EN bit does not result in STP_PCI# assertion to actually stop the external PCICLK. 2. This bit should be set mutually exclusive with the CLKRUN_EN bit.
2	Reserved
1:0	<b>Periodic SMI# Rate Select (PER_SMI_SEL)</b> — R/W. Set by software to control the rate at which periodic SMI# is generated. 00 = 64 seconds 01 = 32 seconds 10 = 16 seconds 11 = 8 seconds

### 12.9.1.2 GEN\_PMCON\_2—General PM Configuration 2 Register (PM—D31:F0)

Offset Address:	A2-A3h	Attribute:	R/W, RO, R/WC
Default Value:	2000h	Size:	16-bit
Lockable:	No	Usage:	ACPI, Legacy
		Power Well:	RTC, SUS

Bit	Description
15	Reserved
14	Reserved
13	<b>In Deep Sx PHY Power Disable (DSX_PP_DIS)</b> — R/W. <ul style="list-style-type: none"> <li>When this bit is set (default), SLP_LAN# will be driven low in Deep Sx.</li> <li>When cleared, SLP_LAN# status in Deep Sx is dependant on status of Sx_PP_EN setting.</li> </ul> Refer to section 5.13.10.5 for more details on SLP_LAN# value. This bit is reset by RTRCRST#.
12	<b>After G3 PHY Power Enable (AG3_PP_EN)</b> — R/W. <ul style="list-style-type: none"> <li>When this bit is cleared (default), SLP_LAN# will be driven low upon exiting G3.</li> <li>When this bit is set, SLP_LAN# value is dependant on DSX_PP_DIS and Sx_PP_EN setting.</li> </ul> Refer to section 5.13.10.5 for more details on SLP_LAN# value. This bit is reset by RTRCRST#.
11	<b>Sx PHY Power Enable (Non G3 to Sx entry) (Sx_PP_EN)</b> — R/W. <ul style="list-style-type: none"> <li>When this bit is cleared (default), SLP_LAN# will be driven low in Sx/Moff.</li> <li>When this bit is set, SLP_LAN# will be driven high in Sx/Moff.</li> </ul> Refer to section 5.13.10.5 for more details on SLP_LAN# value. This bit is on VCCDSW3_3 and is reset when DSW is reset.
10:8	Reserved



Bit	Description
7	<p><b>DRAM Initialization Bit</b> — R/W. This bit does not affect hardware functionality in any way. BIOS is expected to set this bit prior to starting the DRAM initialization sequence and to clear this bit after completing the DRAM initialization sequence. BIOS can detect that a DRAM initialization sequence was interrupted by a reset by reading this bit during the boot sequence.</p> <ul style="list-style-type: none"> <li>If the bit is 1, then the DRAM initialization was interrupted.</li> <li>This bit is reset by the assertion of the RSMRST# pin.</li> </ul>
6	Reserved
5	<p><b>Memory Placed in Self-Refresh (MEM_SR)</b> — RO.</p> <ul style="list-style-type: none"> <li>If the bit is 1, DRAM should have remained powered and held in Self-Refresh through the last power state transition (that is, the last time the system left S0).</li> <li>This bit is reset by the assertion of the RSMRST# pin.</li> </ul>
4	<p><b>System Reset Status (SRS)</b> — R/WC. Software clears this bit by writing a 1 to it.            0 = SYS_RESET# button Not pressed.            1 = PCH sets this bit when the SYS_RESET# button is pressed. BIOS is expected to read this bit and clear it, if it is set.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>This bit is also reset by RSMRST# and CF9h resets.</li> <li>The SYS_RESET# is implemented in the Main power well. This pin must be properly isolated and masked to prevent incorrectly setting this Suspend well status bit.</li> </ol>
3	<p><b>Processor Thermal Trip Status (CTS)</b> — R/WC.</p> <p>0 = Software clears this bit by writing a 1 to it.            1 = This bit is set when PLTRST# is inactive and THRMTRIP# goes active while the system is in an S0 or S1 state.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>This bit is also reset by RSMRST#, and CF9h resets. It is not reset by the shutdown and reboot associated with the processor THRMTRIP# event.</li> <li>The CF9h reset in the description refers to CF9h type core well reset which includes SYS_RESET#, PCH_PWROK/SYS_PWROK low, SMBus hard reset, TCO Timeout. This type of reset will clear CTS bit.</li> </ol>
2	<p><b>Minimum SLP_S4# Assertion Width Violation Status</b> — R/WC.</p> <p>0 = Software clears this bit by writing a 1 to it.            1 = Hardware sets this bit when the SLP_S4# assertion width is less than the time programmed in the SLP_S4# Minimum Assertion Width field (D31:F0:Offset A4h:bits 5:4). The PCH begins the timer when SLP_S4# is asserted during S4/S5 entry or when the RSMRST# input is de-asserted during SUS well power-up. Note that this bit is functional regardless of the values in the SLP_S4# Assertion Stretch Enable (D31:F0:Offset A4h:bit 3) and in the Disable SLP Stretching after SUS Well Power Up (D31:F0:Offset A4h:bit 12).</p> <p><b>Note:</b> This bit is reset by the assertion of the RSMRST# pin, but can be set in some cases before the default value is readable.</p>
1	<p><b>SYS_PWROK Failure (SYSPWR_FLR)</b> — R/WC.</p> <p>0 = This bit will be cleared only by software writing a 1 back to the bit or by SUS well power loss.            1 = This bit will be set any time SYS_PWROK drops unexpectedly when the system was in S0 or S1 state.</p>
0	<p><b>PCH_PWROK Failure (PWROK_FLR)</b> — R/WC.</p> <p>0 = This bit will be cleared only by software writing a 1 back to the bit or by SUS well power loss.            1 = This bit will be set any time PCH_PWROK drops unexpectedly when the system was in S0 or S1 state.</p> <p><b>Note:</b> See Section 5.14.9.3, "PCH_PWROK Signal" on page 128 for more details about the PCH_PWROK pin functionality. This bit is set by hardware if detects unexpected power failure in S0/S1 state.</p>



### 12.9.1.3 GEN\_PMCON\_3—General PM Configuration 3 Register (PM—D31:F0)

Offset Address:	A4-A5h	Attribute:	R/W, R/WC, RO, R/WL
Default Value:	4206h	Size:	16-bit
Lockable:	No	Usage:	ACPI, Legacy
		Power Well:	RTC, SUS

Bit	Description															
15	<p><b>PME B0 S5 Disable (PME_B0_S5_DIS)</b> — R/W. When set to 1, this bit blocks wake events from PME_B0_STS in S5, regardless of the state of PME_B0_EN. When cleared (default), wake events from PME_B0_STS are allowed in S5 if PME_B0_EN = 1. Wakes from power states other than S5 are not affected by this policy bit. The net effect of setting PME_B0_S5_DIS = '1' is described by the truth table below: Y = Wake; N = Don't wake; B0 = PME_B0_EN; OV = WoL Enable Override</p> <table border="1"> <thead> <tr> <th>B0/OV</th> <th>S1/S3/S4</th> <th>S5</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>N</td> <td>N</td> </tr> <tr> <td>01</td> <td>N</td> <td>Y (LAN only)</td> </tr> <tr> <td>11</td> <td>Y (all PME B0 sources)</td> <td>Y (LAN only)</td> </tr> <tr> <td>10</td> <td>Y (all PME B0 sources)</td> <td>N</td> </tr> </tbody> </table> <p>This bit is cleared by the RTCRST# pin.</p>	B0/OV	S1/S3/S4	S5	00	N	N	01	N	Y (LAN only)	11	Y (all PME B0 sources)	Y (LAN only)	10	Y (all PME B0 sources)	N
B0/OV	S1/S3/S4	S5														
00	N	N														
01	N	Y (LAN only)														
11	Y (all PME B0 sources)	Y (LAN only)														
10	Y (all PME B0 sources)	N														
14	<p><b>SUS Well Power Failure (SUS_PWR_FLR)</b> — R/WC. 0 = Software writes a 1 to this bit to clear it. 1 = This bit is set to '1' whenever SUS well power is lost, as indicated by RSMRST# assertion. This bit is in the SUS well, and defaults to '1' based on RSMRST# assertion (not cleared by any type of reset).</p>															
13	<p><b>WoL Enable Override (WOL_EN_OVRD)</b> — R/W. 0 = WoL policies are determined by PME_B0 enable bit and appropriate LAN status bits 1 = Enable appropriately configured integrated LAN to wake the system in S5 only regardless of the value in the PME_B0_EN bit in the GPE0_EN register. This bit is cleared by the RTCRST# pin.</p>															
12	<p><b>Disable SLP Stretching After SUS Well Power Up (DIS_SLP_STRCH_SUS_UP)</b> — R/WL. 0 = Enables stretching on SLP signals after SUS power failure as enabled and configured in other fields. 1 = Disables stretching on SLP signals when powering up after a SUS well power loss, regardless of the state of the SLP_S4# Assertion Stretch Enable (bit 3). This bit is cleared by the RTCRST# pin.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>This field is RO when the SLP Stretching Policy Lock-Down bit is set.</li> <li>If this bit is cleared, SLP stretch timers start on SUS well power up (the PCH has no ability to count stretch time while the SUS well is powered down).</li> <li>This policy bit has a different effect on SLP_SUS# stretching than on the other SLP_* pins since SLP_SUS# is the control signal for one of the scenarios where SUS well power is lost (Deep Sx). The effect of setting this bit to '1' on: <ul style="list-style-type: none"> <li>SLP_S3# and SLP_S4# stretching: disabled after any SUS power loss.</li> <li>SLP_SUS# stretching: disabled after G3, but no impact on Deep Sx.</li> </ul> </li> </ol>															
11:10	<p><b>SLP_S3# Minimum Assertion Width (SLP_S3_MIN_ASST_WDTH)</b> — R/WL This 2-bit value indicates the minimum assertion width of the SLP_S3# signal to ensure that the Main power supplies have been fully power-cycled. Valid Settings are: 00 = 60 us 01 = 1 ms 10 = 50 ms 11 = 2 s This bit is cleared by the RSMRST# pin. <b>Note:</b> This field is RO when the SLP Stretching Policy Lock-Down bit is set.</p>															



Bit	Description
9	<p><b>General Reset Status (GEN_RST_STS)</b> — R/WC. This bit is set by hardware whenever PLTRST# asserts for any reason other than going into a software-entered sleep state (using PM1CNT.SLP_EN write) or a suspend well power failure (RSMRST# pin assertion). BIOS is expected to consult and then write a 1 to clear this bit during the boot flow before determining what action to take based on PM1_STS.WAK_STS = 1. If GEN_RST_STS = 1, the cold reset boot path should be followed rather than the resume path, regardless of the setting of WAK_STS.</p> <p>This bit is cleared by the RSMRST# pin.</p>
8	Reserved.
7:6	<p><b>SWSMI_RATE_SEL</b> — R/W. This field indicates when the SWSMI timer will time out.</p> <p>Valid values are:            00 = 1.5 ms ± 0.6 ms            01 = 16 ms ± 4 ms            10 = 32 ms ± 4 ms            11 = 64 ms ± 4 ms</p> <p>These bits are not cleared by any type of reset except RTCRST#.</p>
5:4	<p><b>SLP_S4# Minimum Assertion Width (SLP_S4_MIN_ASST_WDTH)</b> — R/WL. This field indicates the minimum assertion width of the SLP_S4# signal to ensure that the DRAM modules have been safely power-cycled.</p> <p>Valid values are:            11 = 1 second            10 = 2 seconds            01 = 3 seconds            00 = 4 seconds</p> <p>This value is used in two ways:</p> <ol style="list-style-type: none"> <li>If the SLP_S4# assertion width is ever shorter than this time, a status bit is set for BIOS to read when S0 is entered.</li> <li>If enabled by bit 3 in this register, the hardware will prevent the SLP_S4# signal from de-asserting within this minimum time period after asserting.</li> </ol> <p>RTCRST# forces this field to the conservative default state (00b).</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>This field is RO when the SLP Stretching Policy Lock-Down bit is set.</li> <li>Note that the logic that measures this time is in the suspend power well. Therefore, when leaving a G3 or Deep Sx state, the minimum time is measured from the de-assertion of the internal suspend well reset (unless the "Disable SLP Stretching After SUS Well Power Up" bit is set).</li> </ol>
3	<p><b>SLP_S4# Assertion Stretch Enable</b> — R/WL.</p> <p>0 = The SLP_S4# minimum assertion time is defined in Power Sequencing and Reset Signal Timings table.            1 = The SLP_S4# signal minimally assert for the time specified in bits 5:4 of this register.</p> <p>This bit is cleared by RTCRST#.</p> <p><b>Note:</b> This bit is RO when the SLP Stretching Policy Lock-Down bit is set.</p>
2	<p><b>RTC Power Status (RTC_PWR_STS)</b> — R/W. This bit is set when RTCRST# indicates a weak or missing battery. The bit is not cleared by any type of reset. The bit will remain set until the software clears it by writing a 0 back to this bit position.</p>
1	<p><b>Power Failure (PWR_FLR)</b> — R/WC. This bit is in the DeepSx well and defaults to 1 based on DPWROK de-assertion (not cleared by any type of reset).</p> <p>0 = Indicates that the trickle current has not failed since the last time the bit was cleared. Software clears this bit by writing a 1 to it.            1 = Indicates that the trickle current (from the main battery or trickle supply) was removed or failed.</p> <p><b>Note:</b> Clearing CMOS in a PCH-based platform can be done by using a jumper on RTCRST# or GPI. Implementations should not attempt to clear CMOS by using a jumper to pull VccRTC low.</p>
0	<p><b>AFTERG3_EN</b> — R/W. This bit determines what state to go to when power is re-applied after a power failure (G3 state). This bit is in the RTC well and is only cleared by RTCRST# assertion.</p> <p>0 = System will return to S0 state (boot) after power is re-applied.            1 = System will return to the S5 state (except if it was in S4, in which case it will return to S4). In the S5 state, the only enabled wake event is the Power Button or any enabled wake event that was preserved through the power failure.</p>

**Note:** RSMRST# is sampled using the RTC clock. Therefore, low times that are less than one RTC clock period may not be detected by the PCH.



**12.9.1.4 GEN\_PMCON\_LOCK—General Power Management Configuration Lock Register**

Offset Address:	A6h	Attribute:	RO, R/WLO
Default Value:	00h	Size:	8-bit
Lockable:	No	Usage:	ACPI
Power Well:	Core		

Bit	Description
7:3	Reserved
2	<b>SLP Stretching Policy Lock-Down (SLP_STR_POL_LOCK)</b> — R/WLO. When set to 1, this bit locks down the Disable SLP Stretching After SUS Well Power Up, SLP_S3# Minimum Assertion Width, SLP_S4# Minimum Assertion Width, SLP_S4# Assertion Stretch Enable bits in the GEN_PMCON_3 register, making them read-only. This bit becomes locked when a value of 1b is written to it. Writes of 0 to this bit are always ignored. This bit is cleared by platform reset.
1	<b>ACPI_BASE_LOCK</b> — R/WLO. When set to 1, this bit locks down the ACPI Base Address Register (ABASE) at offset 40h. The Base Address Field becomes read-only. This bit becomes locked when a value of 1b is written to it. Writes of 0 to this bit are always ignored. Once locked by writing 1, the only way to clear this bit is to perform a platform reset.
0	Reserved

**12.9.1.5 BM\_BREAK\_EN\_2 Register #2 (PM—D31:F0)**

Offset Address:	AAh	Attribute:	R/W, RO
Default Value:	00h	Size:	8-bit
Lockable:	No	Usage:	ACPI, Legacy
Power Well:	Core		

Bit	Description
7:2	Reserved
1	<b>xHCI Break Enable (xHCI_BREAK_EN)</b> — R/W. 0 = xHCI traffic will not cause BM_STS to be set. 1 = xHCI traffic will cause BM_STS to be set.
0	<b>SATA3 Break Enable (SATA3_BREAK_EN)</b> — R/W. 0 = SATA3 traffic will not cause BM_STS to be set. 1 = SATA3 traffic will cause BM_STS to be set.



### 12.9.1.6 BM\_BREAK\_EN Register (PM—D31:F0)

Offset Address: ABh Attribute: R/W, RO  
 Default Value: 00h Size: 8-bit  
 Lockable: No Usage: ACPI, Legacy  
 Power Well: Core

Bit	Description
7	<b>Storage Break Enable (STORAGE_BREAK_EN)</b> — R/W. 0 = Serial ATA traffic will not cause BM_STS to be set. 1 = Serial ATA traffic will cause BM_STS to be set.
6	<b>PCIE_BREAK_EN</b> — R/W. 0 = PCI Express* traffic will not cause BM_STS to be set. 1 = PCI Express traffic will cause BM_STS to be set.
5:3	Reserved
2	<b>EHCI_BREAK_EN</b> — R/W. 0 = EHCI traffic will not cause BM_STS to be set. 1 = EHCI traffic will cause BM_STS to be set.
1	Reserved
0	<b>HDA_BREAK_EN</b> — R/W. 0 = Intel® High Definition Audio traffic will not cause BM_STS to be set. 1 = Intel® High Definition Audio traffic will cause BM_STS to be set.

### 12.9.1.7 GPI\_ROUT—GPI Routing Control Register (PM—D31:F0)

Offset Address: B8h – BBh Attribute: R/W  
 Default Value: 00000000h Size: 32-bit  
 Lockable: No Power Well: Suspend

Bit	Description
31:30	<b>GPI15 Route</b> — R/W. See bits 1:0 for description.
29:28	<b>GPI 14 Route</b> — R/W. See bits 1:0 for description.
27:26	<b>GPI 13 Route</b> — R/W. See bits 1:0 for description.
25:24	<b>GPI 12 Route</b> — R/W. See bits 1:0 for description.
23:22	<b>GPI 11 Route</b> — R/W. See bits 1:0 for description.
21:20	<b>GPI 10 Route</b> — R/W. See bits 1:0 for description.
19:18	<b>GPI 9 Route</b> — R/W. See bits 1:0 for description.
17:16	<b>GPI 8 Route</b> — R/W. See bits 1:0 for description.
15:14	<b>GPI 7 Route</b> — R/W. See bits 1:0 for description.
13:12	<b>GPI 6 Route</b> — R/W. See bits 1:0 for description.
11:10	<b>GPI 5 Route</b> — R/W. See bits 1:0 for description.
9:8	<b>GPI 4 Route</b> — R/W. See bits 1:0 for description.



Bit	Description
5:4	<b>GPI2 Route</b> — R/W. See bits 1:0 for description.
3:2	<b>GPI1 Route</b> — R/W. See bits 1:0 for description.
1:0	<p><b>GPI0 Route</b> — R/W. GPIO can be routed to cause an NMI, SMI# or SCI when the GPI[n]_STS bit is set. If the GPIO0 is not set to an input, this field has no effect.</p> <p>If the system is in an S1–S5 state and if the GPE0_EN bit is also set, then the GPIO can cause a Wake event from Sx state, even if the GPIO is NOT routed to cause an NMI, SMI# or SCI.</p> <p>00 = No effect.                      01 = SMI# (if corresponding ALT_GPI_SMI_EN bit is also set)                      10 = SCI (if corresponding GPE0_EN bit is also set)                      11 = NMI (If corresponding GPI_NMI_EN is also set)</p> <p>If the system is in an S3–S5 state and if the GPE0_EN bit is also set, then the GPIO can cause a Wake event from Sx state, even if the GPIO is NOT routed to cause an NMI, SMI# or SCI. Exception: If the system is in S5 state due to a power button override, then the GPIs will not cause wake events. Further, Core well GPIs are not capable of waking the system from sleep states where the Core well is not powered.</p>

**Note:** If the GPIO is not set to an input, or if the Native function is selected, then the corresponding field in this register has no effect.

### 12.9.1.8 GPI\_ROUT2—GPI Routing Control Register #2 (PM-D31:F0)

Offset Address: BCh – BFh                      Attribute: R/W  
 Default Value: 00000000h                  Size: 32-bit  
 Lockable: No                                  Power Well: Suspend

Bit	Description
31:16	Reserved
15:14	<b>GPI60 Route</b> — R/W. See bits 1:0 for description.
13:12	<b>GPI57 Route</b> — R/W. See bits 1:0 for description.
11:10	<b>GPI56 Route</b> — R/W. See bits 1:0 for description.
9:8	<b>GPI43 Route</b> — R/W. See bits 1:0 for description.
7:6	<b>GPI22 Route</b> — R/W. See bits 1:0 for description.
5:4	<b>GPI21 Route</b> — R/W. See bits 1:0 for description.
3:2	<b>GPI19 Route</b> — R/W. See bits 1:0 for description.
1:0	<p><b>GPI17 Route</b> — R/W. If the corresponding GPIO is implemented and is configured as an Input, then a '1' in the corresponding GP_LVL bit can be routed to cause an interrupt. The type of interrupt (i.e. NMI, SMI# or SCI) depends on the configuration bits in this register as well as the configuration bits in related registers, as described below.</p> <p>00 = No effect.                      01 = SMI# (if corresponding ALT_GPI_SMI_EN2 bit is also set)                      10 = SCI (if corresponding GPE0_EN bit is also set)                      11 = NMI (if corresponding GPI_NMI_EN is also set)</p> <p>If the system is in an S3–S5 state and if the GPE0_EN bit is also set, then the GPIO can cause a Wake event from Sx state, even if the GPIO is NOT routed to cause an NMI, SMI# or SCI. Exception: If the system is in S5 state due to a power button override, then the GPIs will not cause wake events. Further, Core well GPIs are not capable of waking the system from sleep states where the Core well is not powered.</p>

**Note:** If the GPIO is not set to an input, or if the Native function is selected, then the corresponding field in this register has no effect.



### 12.9.2 APM I/O Decode Register

Table 12-10 shows the I/O registers associated with APM support. This register space is enabled in the PCI Device 31: Function 0 space (APMDEC\_EN), and cannot be moved (fixed I/O location).

**Table 12-10. APM Register Map**

Address	Mnemonic	Register Name	Default	Type
B2h	APM_CNT	Advanced Power Management Control Port	00h	R/W
B3h	APM_STS	Advanced Power Management Status Port	00h	R/W

#### 12.9.2.1 APM\_CNT—Advanced Power Management Control Port Register

I/O Address: B2h                      Attribute: R/W  
 Default Value: 00h                    Size: 8-bit  
 Lockable: No                          Usage: Legacy Only  
 Power Well: Core

Bit	Description
7:0	Used to pass an APM command between the OS and the SMI handler. Writes to this port not only store data in the APMC register, but also generates an SMI# when the APMC_EN bit is set.

#### 12.9.2.2 APM\_STS—Advanced Power Management Status Port Register

I/O Address: B3h                      Attribute: R/W  
 Default Value: 00h                    Size: 8-bit  
 Lockable: No                          Usage: Legacy Only  
 Power Well: Core

Bit	Description
7:0	Used to pass data between the OS and the SMI handler. Basically, this is a scratchpad register and is not affected by any other register or function (other than a PCI reset).

### 12.9.3 Power Management I/O Registers

Table 12-11 shows the registers associated with ACPI and Legacy power management support. These registers locations are all offsets from the ACPI base address defined in the PCI Device 31: Function 0 space (PMBASE), and can be moved to any 128-byte aligned I/O location. In order to access these registers, the ACPI Enable bit (ACPI\_EN) must be set. The registers are defined to support the ACPI 4.0a specification and generally use the same bit names.

**Note:** All reserved bits and registers will always return 0 when read, and will have no effect when written.

**Table 12-11. ACPI and Legacy I/O Register Map (Sheet 1 of 2)**

PMBASE + Offset	Mnemonic	Register Name	Default	Attribute
00h–01h	PM1_STS	PM1 Status	0000h	R/WC
02h–03h	PM1_EN	PM1 Enable	0000h	R/W
04h–07h	PM1_CNT	PM1 Control	00000000h	R/W, WO
08h–0Bh	PM1_TMR	PM1 Timer	00000000h	RO
20h–27h	GPE0_STS	General Purpose Event 0 Status	000000000000 0000h	RO, R/WC





Table 12-11. ACPI and Legacy I/O Register Map (Sheet 2 of 2)

PMBASE + Offset	Mnemonic	Register Name	Default	Attribute
28h–2Fh	GPE0_EN	General Purpose Event 0 Enables	00000000 00000000h	RO, R/W
30h–33h	SMI_EN	SMI# Control and Enable	00000002h	R/W, WO, R/WO
34h–37h	SMI_STS	SMI Status	00000000h	R/WC, RO
38h–39h	ALT_GPI_SMI_EN	Alternate GPI SMI Enable	0000h	R/W
3Ah–3Bh	ALT_GPI_SMI_STS	Alternate GPI SMI Status	0000h	R/WC
42h	GPE_CNTL	General Purpose Event Control	00h	R/W
44h–45h	DEVACT_STS	Device Activity Status	0000h	R/WC
50h	PM2_CNT	PM2 Control	00h	R/W
5Ch–5Dh	ALT_GPI_SMI_EN2	Alternate GPI SMI Enable 2 Register	0000h	R/W, RO
5Eh–5Fh	ALT_GPI_SMI_STS2	Alternate GPI SMI Status 2 Register	0000h	RO, RWC
60h–7Fh	—	Reserved for TCO	—	—

### 12.9.3.1 PM1\_STS—Power Management 1 Status Register

I/O Address:	PMBASE + 00h	Attribute:	R/WC
Default Value:	0000h	Size:	16-bit
Lockable:	No	Usage:	ACPI or Legacy
Power Well:	Bits 0–7: Core, Bits 12–15: Suspend Bit 11: RTC, Bits 8, 10 and 14: DSW		

If bit 10 or 8 in this register is set, and the corresponding \_EN bit is set in the PM1\_EN register, then the PCH will generate a Wake Event. Once back in an S0 state (or if already in an S0 state when the event occurs), the PCH will also generate an SCI if the SCI\_EN bit is set, or an SMI# if the SCI\_EN bit is not set.

**Note:** Bit 5 does not cause an SMI# or a wake event. Bit 0 does not cause a wake event but can cause an SMI# or SCI.

Bit	Description
15	<p><b>Wake Status (WAK_STS)</b> — R/WC. This bit is not affected by hard resets caused by a CF9 write, but is reset by RSMRST#.</p> <p>0 = Software clears this bit by writing a 1 to it.</p> <p>1 = Set by hardware when the system is in one of the sleep states (using the SLP_EN bit) and an enabled wake event occurs. Upon setting this bit, the PCH will transition the system to the ON state.</p> <p>If the AFTERG3_EN bit is not set and a power failure (such as removed batteries) occurs without the SLP_EN bit set, the system will return to an S0 state when power returns, and the WAK_STS bit will not be set.</p> <p>If the AFTERG3_EN bit is set and a power failure occurs without the SLP_EN bit having been set, the system will go into an S5 state when power returns, and a subsequent wake event will cause the WAK_STS bit to be set. Note that any subsequent wake event would have to be caused by either a Power Button press, or an enabled wake event that was preserved through the power failure (enable bit in the RTC well).</p>
14	<p><b>PCI Express Wake Status (PCIEXPWAK_STS)</b> — R/WC.</p> <p>0 = Software clears this bit by writing a 1 to it. If the WAKE# pin is still active during the write or the PME message received indication has not been cleared in the root port, then the bit will remain active (that is, all inputs to this bit are level-sensitive).</p> <p>1 = This bit is set by hardware to indicate that the system woke due to a PCI Express wakeup event. This wakeup event can be caused by the PCI Express WAKE# pin being active or receipt of a PCI Express PME message at a root port. This bit is set only when one of these events causes the system to transition from a non-S0 system power state to the S0 system power state. This bit is set independent of the state of the PCIEXP_WAKE_DIS bit.</p> <p><b>Note:</b> This bit does not itself cause a wake event or prevent entry to a sleeping state. Thus, if the bit is 1 and the system is put into a sleeping state, the system will not automatically wake.</p>



Bit	Description
13:12	Reserved
11	<p><b>Power Button Override Status (PWRBTNOR_STS)</b> — R/WC.            0 = Software clears this bit by writing a 1 to it.            1 = This bit is set any time a Power Button Override occurs (that is, the power button is pressed for at least 4 consecutive seconds), due to the corresponding bit in the SMBus slave message, Intel ME Initiated Power Button Override, Intel ME Initiated Host Reset with Power down or due to an internal thermal sensor catastrophic condition. The power button override causes an unconditional transition to the S5 state. The BIOS or SCI handler clears this bit by writing a 1 to it. This bit is not affected by hard resets using CF9h writes, and is not reset by RSMRST#. Thus, this bit is preserved through power failures. Note that if this bit is still asserted when the global SCI_EN is set then an SCI will be generated.</p>
10	<p><b>RTC Status (RTC_STS)</b> — R/WC. This bit is not affected by hard resets caused by a CF9 write, but is reset by DPWROK.            0 = Software clears this bit by writing a 1 to it.            1 = Set by hardware when the RTC generates an alarm (assertion of the IRQ8# signal). Additionally if the RTC_EN bit (PMBASE + 02h, bit 10) is set, the setting of the RTC_STS bit will generate a wake event.</p>
9	Reserved
8	<p><b>Power Button Status (PWRBTN_STS)</b> — R/WC. This bit is not affected by hard resets caused by a CF9 write but is reset by DPWROK.            0 = If the PWRBTN# signal is held low for more than 4 seconds, the hardware clears the PWRBTN_STS bit, sets the PWRBTNOR_STS bit, and the system transitions to the S5 state with only PWRBTN# enabled as a wake event. This bit can be cleared by software by writing a one to the bit position.            1 = This bit is set by hardware when the PWRBTN# signal is asserted Low, independent of any other enable bit.            In the S0 state, while PWRBTN_EN and PWRBTN_STS are both set, an SCI (or SMI# if SCI_EN is not set) will be generated.            In any sleeping state S1–S5, while PWRBTN_EN (PMBASE + 02h, bit 8) and PWRBTN_STS are both set, a wake event is generated.  <b>Note:</b> If the PWRBTN_STS bit is cleared by software while the PWRBTN# signal is still asserted, this will not cause the PWRBTN_STS bit to be set. The PWRBTN# signal must go inactive and active again to set the PWRBTN_STS bit.</p>
7:6	Reserved
5	<p><b>Global Status (GBL_STS)</b> — R/WC.            0 = The SCI handler should then clear this bit by writing a 1 to the bit location.            1 = Set when an SCI is generated due to BIOS wanting the attention of the SCI handler. BIOS has a corresponding bit, BIOS_RLS, which will cause an SCI and set this bit.</p>
4	<p><b>Bus Master Status (BM_STS)</b> — R/WC. This bit will not cause a wake event, SCI or SMI#.            0 = Software clears this bit by writing a 1 to it.            1 = Set by the PCH when a PCH-visible bus master requests access to memory or the BMBUSY# signal is active.</p>
3:1	Reserved
0	<p><b>Timer Overflow Status (TMROF_STS)</b> — R/WC.            0 = The SCI or SMI# handler clears this bit by writing a 1 to the bit location.            1 = This bit gets set any time bit 22 of the 24-bit timer goes high (bits are numbered from 0 to 23). This will occur every 2.3435 seconds. When the TMROF_EN bit (PMBASE + 02h, bit 0) is set, then the setting of the TMROF_STS bit will additionally generate an SCI or SMI# (depending on the SCI_EN).</p>

### 12.9.3.2 PM1\_EN—Power Management 1 Enable Register

I/O Address: PMBASE + 02h                      Attribute: R/W  
 Default Value: 0000h                            Size: 16-bit  
 Lockable: No                                      Usage: ACPI or Legacy  
 Power Well: Bits 0–7: Core,  
                   Bits 8–9, 11–13, 15: Suspend,  
                   Bit 14: DSW,  
                   Bit 10: RTC

Bit	Description
15	Reserved



Bit	Description												
14	<b>PCI Express* Wake Disable (PCIEXPWAK_DIS)</b> — R/W. Modification of this bit has no impact on the value of the PCIEXP_WAKE_STS bit. 0 = Inputs to the PCIEXP_WAKE_STS bit in the PM1 Status register enabled to wake the system. 1 = Inputs to the PCIEXP_WAKE_STS bit in the PM1 Status register disabled from waking the system.												
13:11	Reserved												
10	<b>RTC Event Enable (RTC_EN)</b> — R/W. This bit is in the RTC well to allow an RTC event to wake after a power failure. 0 = No SCI (or SMI#) or wake event is generated then RTC_STS (PMBASE + 00h, bit 10) goes active. 1 = An SCI (or SMI#) or wake event will occur when this bit is set and the RTC_STS bit goes active.												
9	Reserved												
8	<b>Power Button Enable (PWRBTN_EN)</b> — R/W. This bit is used to enable the setting of the PWRBTN_STS bit to generate a power management event (SMI#, SCI). PWRBTN_EN has no effect on the PWRBTN_STS bit (PMBASE + 00h, bit 8) being set by the assertion of the power button. The Power Button is always enabled as a Wake event. 0 = Disable. 1 = Enable.												
7:6	Reserved												
5	<b>Global Enable (GBL_EN)</b> — R/W. When both the GBL_EN and the GBL_STS bit (PMBASE + 00h, bit 5) are set, an SCI is raised. 0 = Disable. 1 = Enable SCI on GBL_STS going active.												
4:1	Reserved												
0	<b>Timer Overflow Interrupt Enable (TMROF_EN)</b> — R/W. Works in conjunction with the SCI_EN bit (PMBASE + 04h, bit 0) as described below: <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>TMROF_EN</th> <th>SCI_EN</th> <th>Effect when TMROF_STS is set</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>X</td> <td>No SMI# or SCI</td> </tr> <tr> <td>1</td> <td>0</td> <td>SMI#</td> </tr> <tr> <td>1</td> <td>1</td> <td>SCI</td> </tr> </tbody> </table>	TMROF_EN	SCI_EN	Effect when TMROF_STS is set	0	X	No SMI# or SCI	1	0	SMI#	1	1	SCI
TMROF_EN	SCI_EN	Effect when TMROF_STS is set											
0	X	No SMI# or SCI											
1	0	SMI#											
1	1	SCI											



### 12.9.3.3 PM1\_CNT—Power Management 1 Control Register

I/O Address: PMBASE + 04h                      Attribute: R/W, WO  
 Default Value: 00000000h                      Size: 32-bit  
 Lockable: No                                      Usage: ACPI or Legacy  
 Power Well: Bits 0–9, 13–31: Core,  
                   Bits 10–12: RTC

Bit	Description																		
31:14	Reserved																		
13	<b>Sleep Enable (SLP_EN)</b> — WO. Setting this bit causes the system to sequence into the Sleep state defined by the SLP_TYP field.																		
12:10	<p><b>Sleep Type (SLP_TYP)</b> — R/W. This 3-bit field defines the type of Sleep the system should enter when the SLP_EN bit is set to 1. These bits are only reset by RTCRST#.</p> <table border="1"> <thead> <tr> <th>Code</th> <th>Master Interrupt</th> </tr> </thead> <tbody> <tr> <td>000b</td> <td>ON: Typically maps to S0 state.</td> </tr> <tr> <td>001b</td> <td>Puts Processor Core in S1 state.</td> </tr> <tr> <td>010b</td> <td>Reserved</td> </tr> <tr> <td>011b</td> <td>Reserved</td> </tr> <tr> <td>100b</td> <td>Reserved</td> </tr> <tr> <td>101b</td> <td>Suspend-To-RAM. Assert SLP_S3#: Typically maps to S3 state.</td> </tr> <tr> <td>110b</td> <td>Suspend-To-Disk. Assert SLP_S3#, and SLP_S4#: Typically maps to S4 state.</td> </tr> <tr> <td>111b</td> <td>Soft Off. Assert SLP_S3#, SLP_S4#, and SLP_S5#: Typically maps to S5 state.</td> </tr> </tbody> </table>	Code	Master Interrupt	000b	ON: Typically maps to S0 state.	001b	Puts Processor Core in S1 state.	010b	Reserved	011b	Reserved	100b	Reserved	101b	Suspend-To-RAM. Assert SLP_S3#: Typically maps to S3 state.	110b	Suspend-To-Disk. Assert SLP_S3#, and SLP_S4#: Typically maps to S4 state.	111b	Soft Off. Assert SLP_S3#, SLP_S4#, and SLP_S5#: Typically maps to S5 state.
Code	Master Interrupt																		
000b	ON: Typically maps to S0 state.																		
001b	Puts Processor Core in S1 state.																		
010b	Reserved																		
011b	Reserved																		
100b	Reserved																		
101b	Suspend-To-RAM. Assert SLP_S3#: Typically maps to S3 state.																		
110b	Suspend-To-Disk. Assert SLP_S3#, and SLP_S4#: Typically maps to S4 state.																		
111b	Soft Off. Assert SLP_S3#, SLP_S4#, and SLP_S5#: Typically maps to S5 state.																		
9:3	Reserved																		
2	<p><b>Global Release (GBL_RLS)</b> — WO.</p> <p>0 = This bit always reads as 0.            1 = ACPI software writes a 1 to this bit to raise an event to the BIOS. BIOS software has a corresponding enable and status bits to control its ability to receive ACPI events.</p>																		
1	<p><b>Bus Master Reload (BM_RLD)</b> — R/W. This bit is treated as a scratchpad bit. This bit is reset to 0 by PLTRST#</p> <p>0 = Bus master requests will not cause a break from the C3 state.            1 = Enables Bus Master requests (internal or external) to cause a break from the C3 state. If software fails to set this bit before going to C3 state, the PCH will still return to a snoopable state from C3 or C4 states due to bus master activity.</p>																		
0	<p><b>SCI Enable (SCI_EN)</b> — R/W. Selects the SCI interrupt or the SMI# interrupt for various events including the bits in the PM1_STS register (bit 10, 8, 0), and bits in GPE0_STS.</p> <p>0 = These events will generate an SMI#.            1 = These events will generate an SCI.</p>																		



### 12.9.3.4 PM1\_TMR—Power Management 1 Timer Register

I/O Address:	PMBASE + 08h	Attribute:	RO
Default Value:	00000000h	Size:	32-bit
Lockable:	No	Usage:	ACPI
Power Well:	Core		

Bit	Description
31:24	Reserved
23:0	<b>Timer Value (TMR_VAL)</b> — RO. Returns the running count of the PM timer. This counter runs off a 3.579545 MHz clock (14.31818 MHz divided by 4). It is reset to 0 during a PCI reset, and then continues counting as long as the system is in the S0 state. After an S1 state, the counter will not be reset (it will continue counting from the last value in S0 state). Anytime bit 22 of the timer goes HIGH to LOW (bits referenced from 0 to 23), the TMROF_STS bit (PMBASE + 00h, bit 0) is set. The High-to-Low transition will occur every 2.3435 seconds. If the TMROF_EN bit (PMBASE + 02h, bit 0) is set, an SCI interrupt is also generated.

### 12.9.3.5 GPE0\_STS—General Purpose Event 0 Status Register

I/O Address:	PMBASE + 20h	Attribute:	R/WC, RO
Default Value:	0000000000000000h	Size:	64-bit
Lockable:	No	Usage:	ACPI
Power Well:	Bits 0–34, 36–37, 56–63: Suspend, Bit 35, 38: DSW		

This register is symmetrical to the General Purpose Event 0 Enable Register. Unless indicated otherwise below, if the corresponding \_EN bit is set, then when the \_STS bit get set, the PCH will generate a Wake Event. Once back in an S0 state (or if already in an S0 state when the event occurs), the PCH will also generate an SCI if the SCI\_EN bit is set, or an SMI# if the SCI\_EN bit (PMBASE + 04h, bit 0) is not set. Bits 31:16 are reset by a CF9h full reset; bits 63:32 and 15:0 are not. All bits (except bit 35) are reset by RSMRST#. Bit 35 is reset by DPWROK.

Bit	Description
63	<b>GPI60_STS</b> — R/WC. Refer to bit[56] in this register for description.
62	<b>GPI57_STS</b> — R/WC. Refer to bit[56] in this register for description.
61	<b>GPI56_STS</b> — R/WC. Refer to bit[56] in this register for description.
60	<b>GPI43_STS</b> — R/WC. Refer to bit[56] in this register for description.
59	<b>GPI22_STS</b> — R/WC. Refer to bit[56] in this register for description.
58	<b>GPI21_STS</b> — R/WC. Refer to bit[56] in this register for description.
57	<b>GPI19_STS</b> — R/WC. Refer to bit[56] in this register for description.
56	<b>GPI17_STS</b> — R/WC. 0 = Software clears this bit by writing a 1 to it. 1 = These bits are set any time the corresponding GPIO is set up as an input and the corresponding GPIO signal is high (or low if the corresponding GP_INV bit is set). If the corresponding enable bit is set in the GPE0_EN register, then when the GPI[n]_STS bit is set: <ul style="list-style-type: none"> <li>If the system is in an S1–S5 state, the event will also wake the system.</li> <li>If the system is in an S0 state (or upon waking back to an S0 state), a SCI will be caused depending on the GPI_ROUT2 bits (D31:F0:BCh, bits 15:0) for the corresponding GPI.</li> </ul>
55-39	Reserved
38	<b>Wake Alarm Device Timer Status (WADT_STS)</b> — RO. This bit is set whenever any of the wake alarm device timers signal a timer expiration.
37:36	Reserved



Bit	Description
35	<p><b>GPI27_STS</b> — R/WC.            0 = Disable.            1 = Set by hardware and can be reset by writing a one to this bit position or a resume well reset. This bit is set whenever GPIO27 is seen asserted low. Note that GPIO27 is always monitored as an input for the purpose of setting this bit, regardless of the actual GPIO configuration.  <b>Note:</b> GPI27 can be configured as wake input to allow wakes from Deep Sx but, since the pin is shared, the PCH counts on this pin remaining asserted until PLTRST# de-asserts or the PCH may misinterpret the pin assertion as a LAN wake request.</p>
34:32	Reserved
31:16	<p><b>GPIIn_STS</b> — R/WC.            0 = Software clears this bit by writing a 1 to it.            1 = These bits are set any time the corresponding GPIO is set up as an input and the corresponding GPIO signal is high (or low if the corresponding GP_INV bit is set). If the corresponding enable bit is set in the GPE0_EN register, then when the GPI[n]_STS bit is set:</p> <ul style="list-style-type: none"> <li>• If the system is in an S1–S5 state, the event will also wake the system.</li> <li>• If the system is in an S0 state (or upon waking back to an S0 state), a SCI will be caused depending on the GPI_ROUT bits (D31:F0:B8h, bits 31:30) for the corresponding GPI.</li> </ul> <p><b>Note:</b> Mapping is as follows: bit 31 corresponds to GPI[15]... and bit 16 corresponds to GPI[0].</p>
15:14	Reserved
13	<p><b>PME_BO_STS</b> — R/WC. This bit will be set to 1 by the PCH when any internal device with PCI Power Management capabilities on bus 0 asserts the equivalent of the PME# signal. Additionally, if the PME_BO_EN bit and SCI_EN bits are set, and the system is in an S0 state, then the setting of the PME_BO_STS bit will generate an SCI (or SMI# if SCI_EN is not set). If the PME_BO_EN bit is set, and the system is in an S1–S4 state (or S5 state due to SLP_TYP and SLP_EN), then the setting of the PME_BO_STS bit will generate a wake event. If the system is in an S5 state due to power button override, then the PME_BO_STS bit will not cause a wake event or SCI.</p> <p>The default for this bit is 0. Writing a 1 to this bit position clears this bit.            The following are internal devices which can set this bit:</p> <ul style="list-style-type: none"> <li>• Intel HD Audio</li> <li>• Intel ME “maskable” wake events</li> <li>• Integrated LAN</li> <li>• SATA</li> <li>• EHCI</li> <li>• XHCI</li> </ul>
12	Reserved
11	<p><b>PME_STS</b> — R/WC.            0 = Software clears this bit by writing a 1 to it.            1 = Set by hardware when the PME# signal goes active. Additionally, if the PME_EN and SCI_EN bits are set, and the system is in an S0 state, then the setting of the PME_STS bit will generate an SCI or SMI# (if SCI_EN is not set). If the PME_EN bit is set, and the system is in an S1–S4 state (or S5 state due to setting SLP_TYP and SLP_EN), then the setting of the PME_STS bit will generate a wake event. If the system is in an S5 state due to power button override or a power failure, then PME_STS will not cause a wake event or SCI.</p>
10	Reserved
9	<p><b>PCI_EXP_STS</b> — R/WC.            0 = Software clears this bit by writing a 1 to it.            1 = Set by hardware to indicate that:</p> <ul style="list-style-type: none"> <li>• The PME event message was received on one or more of the PCI Express* ports</li> <li>• An Assert PMEGPE message received from the processor using DMI</li> </ul> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>1. The PCI WAKE# pin has no impact on this bit.</li> <li>2. If the PCI_EXP_STS bit went active due to an Assert PMEGPE message, then a de-assert PMEGPE message must be received prior to the software write in order for the bit to be cleared.</li> <li>3. If the bit is not cleared and the corresponding PCI_EXP_EN bit is set, the level-triggered SCI will remain active.</li> <li>4. A race condition exists where the PCI Express device sends another PME message because the PCI Express device was not serviced within the time when it must resend the message. This may result in a spurious interrupt, and this is comprehended and approved by the <i>PCI Express* Specification, Revision 1.0a</i>. The window for this race condition is approximately 95–105 milliseconds.</li> </ol>



Bit	Description
8	<b>RI_STS</b> — R/WC. 0 = Software clears this bit by writing a 1 to it. 1 = Set by hardware when the RI# input signal goes active.
7	<b>SMBus Wake Status (SMB_WAK_STS)</b> — R/WC. Software clears this bit by writing a 1 to it. 0 = Wake event not caused by the PCH's SMBus logic. 1 = Set by hardware to indicate that the wake event was caused by the PCH's SMBus logic. The SMI handler should then clear this bit. <b>Notes:</b> 1. The SMBus controller will independently cause an SMI# so this bit does not need to do so (unlike the other bits in this register). 2. This bit is set by the SMBus slave command 01h (Wake/SMI#) even when the system is in the S0 state. Therefore, to avoid an instant wake on subsequent transitions to sleep states, software must clear this bit after each reception of the Wake/SMI# command or just prior to entering the sleep state. 3. The SMBALERT_STS bit (SMB_BASE+00h:Bit 5) should be cleared by software before the SMB_WAK_STS bit is cleared.
6	<b>TCOSCI_STS</b> — R/WC. Software clears this bit by writing a 1 to it. 0 = TOC logic or thermal sensor logic did Not cause SCI. 1 = Set by hardware when the TCO logic or thermal sensor logic causes an SCI.
5:3	Reserved
2	<b>SWGPE_STS</b> — R/WC. The SWGPE_CTRL bit (bit 1 of GPE_CTRL reg) acts as a level input to this bit.
1	<b>HOT_PLUG_STS</b> — R/WC. 0 = This bit is cleared by writing a 1 to this bit position. 1 = When a PCI Express* Hot-Plug event occurs. This will cause an SCI if the HOT_PLUG_EN and SCI_EN bits are set.
0	Reserved

### 12.9.3.6 GPE0\_EN—General Purpose Event 0 Enables Register

I/O Address:	PMBASE + 28h	Attribute:	R/W
Default Value:	0000000000000000h	Size:	64-bit
Lockable:	No	Usage:	ACPI
Power Well:	Bits 0–7, 9, 12, 14–34, 36–63 Suspend, Bits 8, 10–11, 13, 35 RTC		

This register is symmetrical to the General Purpose Event 0 Status Register.

Bit	Description
63	<b>GPI[60]_EN</b> — R/W. Refer to bit 56 for description.
62	<b>GPI[57]_EN</b> — R/W. Refer to bit 56 for description.
61	<b>GPI[56]_EN</b> — R/W. Refer to bit 56 for description.
60	<b>GPI[43]_EN</b> — R/W. Refer to bit 56 for description.
59	<b>GPI[22]_EN</b> — R/W. Refer to bit 56 for description.
58	<b>GPI[21]_EN</b> — R/W. Refer to bit 56 for description.
57	<b>GPI[19]_EN</b> — R/W. Refer to bit 56 for description.
56	<b>GPI[17]_EN</b> — R/W. This bit enables the corresponding GPI[n]_STS bits being set to cause an SCI and/or wake event.
55:39	Reserved
38	<b>WADT_EN</b> — R/W. Used to enable the setting of the WADT_STS bit to generate wake/SMI#/SCI.
37-36	Reserved



Bit	Description
35	<p><b>GPI27_EN</b> — R/W.            0 = Disable.            1 = Enable the setting of the GPI27_STS bit to generate a wake event/SCI/SMI#.            GPIO27 is a valid host wake event from Deep Sx. The wake enable configuration persists after a G3 state.</p> <p><b>Note:</b> Host wake events from the PHY through GP27 cannot be disabled by clearing this bit.  <b>Note:</b> In the Deep S4/S5 state, GPIO27 has no GPIO functionality other than wake enable capability if this corresponding bit is set.  <b>Note:</b> GPI27 can be configured as wake input to allow wakes from Deep Sx but, since the pin is shared, the PCH counts on this pin remaining asserted until PLTRST# de-asserts or the PCH may misinterpret the pin assertion as a LAN wake request.</p>
34:32	Reserved
31:16	<p><b>GPI<sub>n</sub>_EN</b> — R/W. These bits enable the corresponding GPI<sub>[n]</sub>_STS bits being set to cause a SCI, and/or wake event. These bits are cleared by RSMRST#.  <b>Note:</b> Mapping is as follows: bit 31 corresponds to GPI15... and bit 16 corresponds to GPIO.</p>
15:14	Reserved
13	<p><b>PME_B0_EN</b> — R/W.            0 = Disable  <b>Note:</b> Enables the setting of the PME_B0_STS bit to generate a wake event and/or an SCI or SMI#.</p>
12	Reserved
11	<p><b>PME_EN</b> — R/W.            0 = Disable.            1 = Enables the setting of the PME_STS to generate a wake event and/or an SCI. PME# can be a wake event from the S1 – S4 state or from S5 (if entered using SLP_EN, but not power button override).</p>
10	Reserved
9	<p><b>PCI_EXP_EN</b> — R/W.            0 = Disable SCI generation upon PCI_EXP_STS bit being set.            1 = Enables PCH to cause an SCI when PCI_EXP_STS bit is set. This is used to allow the PCI Express* ports, including the link to the processor, to cause an SCI due to wake/PME events.</p>
8	<p><b>RI_EN</b> — R/W. The value of this bit will be maintained through a G3 state and is not affected by a hard reset caused by a CF9h write.            0 = Disable.            1 = Enables the setting of the RI_STS to generate a wake event.</p>
7	Reserved
6	<p><b>TCOSCI_EN</b> — R/W.            0 = Disable.            Enables the setting of the TCOSCI_STS to generate an SCI.</p>
5:3	Reserved
2	<p><b>SWGPE_EN</b> — R/W. This bit allows software to control the assertion of SWGPE_STS bit. This bit This bit, when set to 1, enables the SW GPE function. If SWGPE_CTRL is written to a 1, hardware will set SWGPE_STS (acts as a level input)            If SWGPE_STS, SWGPE_EN, and SCI_EN are all 1's, an SCI will be generated            If SWGPE_STS = 1, SWGPE_EN = 1, SCI_EN = 0, and GBL_SMI_EN = 1 then an SMI# will be generated</p>
1	<p><b>HOT_PLUG_EN</b> — R/W.            0 = Disables SCI generation upon the HOT_PLUG_STS bit being set.            1 = Enables the PCH to cause an SCI when the HOT_PLUG_STS bit is set. This is used to allow the PCI Express ports to cause an SCI due to hot-plug events.</p>
0	Reserved





### 12.9.3.7 SMI\_EN—SMI Control and Enable Register

I/O Address:	PMBASE + 30h	Attribute:	R/W, R/WO, WO
Default Value:	00000002h	Size:	32 bit
Lockable:	No	Usage:	ACPI or Legacy
Power Well:	Core		

**Note:** This register is symmetrical to the SMI status register.

Bit	Description
31	<b>xHCI SMI Enable (xHCI_SMI_EN)</b> — R/W. 0 = Disable 1 = Enables xHCI to generate an SMI#
30	<b>ME SMI Enable (ME_SMI_EN)</b> — R/W. 0 = Disable 1 = Enables ME to generate an SMI#
29:28	Reserved
27	<b>GPIO_UNLOCK_SMI_EN</b> — R/WO. Setting this bit will cause the PCH to generate an SMI# when the GPIO_UNLOCK_SMI_STS bit is set in the SMI_STS register. Once written to 1, this bit can only be cleared by PLTRST#.
26:19	Reserved
18	<b>INTEL_USB2_EN</b> — R/W. 0 = Disable 1 = Enables Intel-Specific EHCI SMI logic to cause SMI#.
17	<b>LEGACY_USB2_EN</b> — R/W. 0 = Disable 1 = Enables legacy EHCI logic to cause SMI#.
16:15	Reserved
14	<b>PERIODIC_EN</b> — R/W. 0 = Disable. 1 = Enables the PCH to generate an SMI# when the PERIODIC_STS bit (PMBASE + 34h, bit 14) is set in the SMI_STS register (PMBASE + 34h).
13	<b>TCO_EN</b> — R/W. 0 = Disables TCO logic generating an SMI#. Note that if the NMI2SMI_EN bit is set, SMIs that are caused by re-routed NMIs will not be gated by the TCO_EN bit. Even if the TCO_EN bit is 0, NMIs will still be routed to cause SMIs. 1 = Enables the TCO logic to generate SMI#. <b>Note:</b> This bit cannot be written once the TCO_LOCK bit is set.
12	Reserved
11	<b>MCSMI_EN Microcontroller SMI Enable (MCSMI_EN)</b> — R/W. 0 = Disable. 1 = Enables PCH to trap accesses to the microcontroller range (62h or 66h) and generate an SMI#. Note that "trapped" cycles will be claimed by the PCH on PCI, but not forwarded to LPC.
10:8	Reserved
7	<b>BIOS Release (BIOS_RLS)</b> — WO. 0 = This bit will always return 0 on reads. Writes of 0 to this bit have no effect. 1 = Enables the generation of an SCI interrupt for ACPI software when a one is written to this bit position by BIOS software. <b>Note:</b> GBL_STS being set will cause an SCI, even if the SCI_EN bit is not set. Software must take great care not to set the BIOS_RLS bit (which causes GBL_STS to be set) if the SCI handler is not in place.
6	<b>Software SMI# Timer Enable (SWSMI_TMR_EN)</b> — R/W. 0 = Disable. Clearing the SWSMI_TMR_EN bit before the timer expires will reset the timer and the SMI# will not be generated. 1 = Starts Software SMI# Timer. When the SWSMI timer expires (the timeout period depends upon the SWSMI_RATE_SEL bit setting), SWSMI_TMR_STS is set and an SMI# is generated. SWSMI_TMR_EN stays set until cleared by software.



Bit	Description
5	<b>APMC_EN</b> — R/W. 0 = Disable. Writes to the APM_CNT register will not cause an SMI#. 1 = Enables writes to the APM_CNT register to cause an SMI#.
4	<b>SLP_SMI_EN</b> — R/W. 0 = Disables the generation of SMI# on SLP_EN. Note that this bit must be 0 before the software attempts to transition the system into a sleep state by writing a 1 to the SLP_EN bit. 1 = A write of 1 to the SLP_EN bit (bit 13 in PM1_CNT register) will generate an SMI#, and the system will not transition to the sleep state based on that write to the SLP_EN bit.
3	<b>LEGACY_USB_EN</b> — R/W. 0 = Disable. 1 = Enables legacy USB circuit to cause SMI#.
2	<b>BIOS_EN</b> — R/W. 0 = Disable. 1 = Enables the generation of SMI# when ACPI software writes a 1 to the GBL_RLS bit (D31:F0:PMBase + 04h:bit 2). Note that if the BIOS_STS bit (D31:F0:PMBase + 34h:bit 2), which gets set when software writes 1 to GBL_RLS bit, is already a 1 at the time that BIOS_EN becomes 1, an SMI# will be generated when BIOS_EN gets set.
1	<b>End of SMI (EOS)</b> — R/W (special). This bit controls the arbitration of the SMI signal to the processor. This bit must be set for the PCH to assert SMI# low to the processor after SMI# has been asserted previously. 0 = Once the PCH asserts SMI# low, the EOS bit is automatically cleared. 1 = When this bit is set to 1, SMI# signal will be de-asserted for 4 PCI clocks before its assertion. In the SMI handler, the processor should clear all pending SMIs (by servicing them and then clearing their respective status bits), set the EOS bit, and exit SMM. This will allow the SMI arbiter to re-assert SMI upon detection of an SMI event and the setting of a SMI status bit.  <b>Note:</b> The PCH is able to generate 1st SMI after reset even though EOS bit is not set. Subsequent SMI require EOS bit is set.
0	<b>GBL_SMI_EN</b> — R/W. 0 = No SMI# will be generated by PCH. This bit is reset by a PCI reset event. 1 = Enables the generation of SMI# in the system upon any enabled SMI event. <b>Note:</b> When the SMI_LOCK bit is set, this bit cannot be changed.

### 12.9.3.8 SMI\_STS—SMI Status Register

I/O Address:	PMBASE + 34h	Attribute:	RO, R/WC
Default Value:	00000000h	Size:	32-bit
Lockable:	No	Usage:	ACPI or Legacy
Power Well:	Core		

**Note:** If the corresponding \_EN bit is set when the \_STS bit is set, the PCH will cause an SMI# (except bits 8–10 and 12, which do not need enable bits since they are logic ORs of other registers that have enable bits). The PCH uses the same GPE0\_EN register (I/O address: PMBase+2Ch) to enable/disable both SMI and ACPI SCI general purpose input events. ACPI OS assumes that it owns the entire GPE0\_EN register per the ACPI specification. Problems arise when some of the general-purpose inputs are enabled as SMI by BIOS, and some of the general purpose inputs are enabled for SCI. In this case ACPI OS turns off the enabled bit for any GPIx input signals that are not indicated as SCI general-purpose events at boot, and exit from sleeping states. BIOS should define a dummy control method which prevents the ACPI OS from clearing the SMI GPE0\_EN bits.

Bit	Description
31:28	Reserved
27	<b>GPIO_UNLOCK_SMI_STS</b> — R/WC. This bit will be set if the GPIO registers lockdown logic is requesting an SMI#. Writing a 1 to this bit position clears this bit to 0.
26	<b>SPI_STS</b> — RO. This bit will be set if the SPI logic is generating an SMI#. This bit is read only because the sticky status and enable bits associated with this function are located in the SPI registers.



Bit	Description
25:22	Reserved
21	<b>MONITOR_STS</b> — RO. This bit will be set if the Trap/SMI logic has caused the SMI. This will occur when the processor or a bus master accesses an assigned register (or a sequence of accesses). See <a href="#">Section 10.1.26</a> through <a href="#">Section 10.1.43</a> for details on the specific cause of the SMI.
20	<b>PCI_EXP_SMI_STS</b> — RO. PCI Express* SMI event occurred. This could be due to a PCI Express PME event or Hot-Plug event.
19	Reserved
18	<b>INTEL_USB2_STS</b> — RO. This non-sticky read-only bit is a logical OR of each of the SMI status bits in the Intel-Specific EHCI SMI Status Register ANDed with the corresponding enable bits. This bit will not be active if the enable bits are not set. Writes to this bit will have no effect. All integrated EHCIs are represented with this bit.
17	<b>LEGACY_USB2_STS</b> — RO. This non-sticky read-only bit is a logical OR of each of the SMI status bits in the EHCI Legacy Support Register ANDed with the corresponding enable bits. This bit will not be active if the enable bits are not set. Writes to this bit will have no effect. All integrated EHCIs are represented with this bit.
16	<b>SMBus SMI Status (SMBUS_SMI_STS)</b> — R/WC. Software clears this bit by writing a 1 to it. 0 = This bit is set from the 64 kHz clock domain used by the SMBus. Software must wait at least 15.63 $\mu$ s after the initial assertion of this bit before clearing it. 1 = Indicates that the SMI# was caused by: 1. The SMBus Slave receiving a message that an SMI# should be caused, or 2. The SMBALERT# signal goes active and the SMB_SMI_EN bit is set and the SMBALERT_DIS bit is cleared, or 3. The SMBus Slave receiving a Host Notify message and the HOST_NOTIFY_INTREN and the SMB_SMI_EN bits are set, or 4. The PCH detecting the SMLINK_SLAVE_SMI command while in the S0 state.
15	<b>SERIRQ_SMI_STS</b> — RO. 0 = SMI# was not caused by the SERIRQ decoder. 1 = Indicates that the SMI# was caused by the SERIRQ decoder. <b>Note:</b> This is not a sticky bit
14	<b>PERIODIC_STS</b> — R/WC. Software clears this bit by writing a 1 to it. 0 = Software clears this bit by writing a 1 to it. 1 = This bit is set at the rate determined by the PER_SMI_SEL bits. If the PERIODIC_EN bit (PMBASE + 30h, bit 14) is also set, the PCH generates an SMI#.
13	<b>TCO_STS</b> — R/WC. Software clears this bit by writing a 1 to it. 0 = SMI# not caused by TCO logic. 1 = Indicates the SMI# was caused by the TCO logic. Note that this is not a wake event.
12	<b>Device Monitor Status (DEVMON_STS)</b> — RO. 0 = SMI# not caused by Device Monitor. 1 = Set if bit 0 of the DEVACT_STS register (PMBASE + 44h) is set. The bit is not sticky, so writes to this bit will have no effect.
11	<b>Microcontroller SMI# Status (MCSMI_STS)</b> — R/WC. Software clears this bit by writing a 1 to it. 0 = Indicates that there has been no access to the power management microcontroller range (62h or 66h). 1 = Set if there has been an access to the power management microcontroller range (62h or 66h) and the Microcontroller Decode Enable #1 bit in the LPC Bridge I/O Enables configuration register is 1 (D31:F0:Offset 82h:bit 11). Note that this implementation assumes that the Microcontroller is on LPC. If this bit is set, and the MCSMI_EN bit is also set, the PCH will generate an SMI#.
10	<b>GPE1_STS</b> — RO. This bit is a logical OR of the bits in the ALT_GPI_SMI_STS and the ALT_GPI_SMI_STS2 registers that are also set up to cause an SMI# (as indicated by the GPI_ROUT and GPI_ROUT2 registers) and have the corresponding bit set in the ALT_GPI_SMI_EN and ALT_GPI_SMI_EN2 registers. Bits that are not routed to cause an SMI# will have no effect on this bit. 0 = SMI# was not generated by a GPI assertion. 1 = SMI# was generated by a GPI assertion.
9	<b>GPE0_STS</b> — RO. This bit is a logical OR of the bits 35, 13, 11, 10, 8 and 2 in the GPE0_STS register (PMBASE + 28h) that also have the corresponding bit set in the GPE0_EN register (PMBASE + 2Ch). 0 = SMI# was not generated by a GPE0 event. 1 = SMI# was generated by a GPE0 event.



Bit	Description
8	<b>PM1_STS_REG</b> — RO. This is an ORs of the bits in the ACPI PM1 Status Register (offset PMBASE+00h) that can cause an SMI#. 0 = SMI# was not generated by a PM1_STS event. 1 = SMI# was generated by a PM1_STS event.
7	Reserved
6	<b>SWSMI_TMR_STS</b> — R/WC. Software clears this bit by writing a 1 to it. 0 = Software SMI# Timer has Not expired. 1 = Set by the hardware when the Software SMI# Timer expires.
5	<b>APM_STS</b> — R/WC. Software clears this bit by writing a 1 to it. 0 = No SMI# generated by write access to APM Control register with APMCH_EN bit set. 1 = SMI# was generated by a write access to the APM Control register with the APMC_EN bit set.
4	<b>SLP_SMI_STS</b> — R/WC. Software clears this bit by writing a 1 to the bit location. 0 = No SMI# caused by write of 1 to SLP_EN bit when SLP_SMI_EN bit is also set. 1 = Indicates an SMI# was caused by a write of 1 to SLP_EN bit when SLP_SMI_EN bit is also set.
3	<b>LEGACY_USB_STS</b> — RO. This bit is a logical OR of each of the SMI status bits in the USB Legacy Keyboard/Mouse Control Registers ANDed with the corresponding enable bits. This bit will not be active if the enable bits are not set. 0 = SMI# was not generated by USB Legacy event. 1 = SMI# was generated by USB Legacy event.
2	<b>BIOS_STS</b> — R/WC. 0 = No SMI# generated due to ACPI software requesting attention. 1 = This bit gets set by hardware when a 1 is written by software to the GBL_RLS bit (D31:F0:PMBase + 04h:bit 2). When both the BIOS_EN bit (D31:F0:PMBase + 30h:bit 2) and the BIOS_STS bit are set, an SMI# will be generated. The BIOS_STS bit is cleared when software writes a 1 to its bit position.
1:0	Reserved

### 12.9.3.9 ALT\_GPI\_SMI\_EN—Alternate GPI SMI Enable Register

I/O Address:	PMBASE + 38h	Attribute:	R/W
Default Value:	0000h	Size:	16-bit
Lockable:	No	Usage:	ACPI or Legacy
Power Well:	Suspend		

Bit	Description
15:0	<b>Alternate GPI SMI Enable</b> — R/W. These bits are used to enable the corresponding GPIO to cause an SMI#. For these bits to have any effect, the following must be true. <ul style="list-style-type: none"> <li>The corresponding bit in the ALT_GPI_SMI_EN register is set.</li> <li>The corresponding GPI must be routed in the GPI_ROUT register to cause an SMI.</li> <li>The corresponding GPIO must be implemented.</li> </ul> <b>Note:</b> Mapping is as follows: bit 15 corresponds to GPI15... bit 0 corresponds to GPIO.



### 12.9.3.10 ALT\_GPI\_SMI\_STS—Alternate GPI SMI Status Register

I/O Address:	PMBASE + 3Ah	Attribute:	R/WC
Default Value:	0000h	Size:	16-bit
Lockable:	No	Usage:	ACPI or Legacy
Power Well:	Suspend		

Bit	Description
15:0	<p><b>Alternate GPI SMI Status</b> — R/WC. These bits report the status of the corresponding GPIOs. 0 = Inactive. Software clears this bit by writing a 1 to it. 1 = Active</p> <p>These bits are sticky. If the following conditions are true, then an SMI# will be generated and the GPE0_STS bit set:</p> <ul style="list-style-type: none"> <li>The corresponding bit in the ALT_GPI_SMI_EN register (PMBASE + 38h) is set</li> <li>The corresponding GPIO must be routed in the GPI_ROUT register to cause an SMI.</li> <li>The corresponding GPIO must be implemented.</li> </ul> <p><b>Note:</b> All bits are in the resume well. Default for these bits is dependent on the state of the GPIO pins.</p> <p><b>Note:</b> Mapping is as follows: bit 15 corresponds to GPIO15... bit 0 corresponds to GPIO0.</p>

### 12.9.3.11 GPE\_CNTL—General Purpose Control Register

I/O Address:	PMBASE + 42h	Attribute:	R/W
Default Value:	00h	Size:	8-bit
Lockable:	No	Usage:	ACPI or Legacy
Power Well:	Bits 0–1, 3–7: Suspend Bit 2: RTC		

Bit	Description
7:2	Reserved
2	<p><b>GPIO27_POL</b> — R/W. This bit controls the polarity of the GPIO27 pin needed to set the GPIO27_STS bit.</p> <p>0 = GPIO27 = 0 will set the GPIO27_STS bit. 1 = GPIO27 = 1 will set the GPIO27_STS bit</p> <p>This bit is cleared by RTCRST# assertion.</p>
1	<p><b>SWGPE_CTRL</b> — R/W. This bit allows software to control the assertion of SWGPE_STS bit. This bit is used by hardware as the level input signal for the SWGPE_STS bit in the GPE0_STS register. When SWGPE_CTRL is 1, SWGPE_STS will be set to 1, and writes to SWGPE_STS with a value of 1 to clear SWGPE_STS will result in SWGPE_STS being set back to 1 by hardware. When SWGPE_CTRL is 0, writes to SWGPE_STS with a value of 1 will clear SWGPE_STS to 0.</p> <p>In addition to being cleared by RSMRST# assertion, the PCH also clears this bit due to a Power Button Override event, Intel ME Initiated Power Button Override, Intel ME Initiated Host Reset with Power down, SMBus unconditional power down, processor thermal trip event, or due to an internal thermal sensor catastrophic condition.</p>
0	Reserved

### 12.9.3.12 DEVACT\_STS — Device Activity Status Register

I/O Address:	PMBASE + 44h	Attribute:	R/WC
Default Value:	0000h	Size:	16-bit
Lockable:	No	Usage:	Legacy Only
Power Well:	Core		

Each bit indicates if an access has occurred to the corresponding device's trap range, or for bits 6:9 if the corresponding PCI interrupt is active. This register is used in conjunction with the Periodic SMI# timer to detect any system activity for legacy power management. The periodic SMI# timer indicates if it is the right time to read the DEVACT\_STS register (PMBASE + 44h).



**Note:** Software clears bits that are set in this register by writing a 1 to the bit position.

Bit	Description
15:13	Reserved
12	<b>KBC_ACT_STS</b> — R/WC. KBC (60/64h). 0 = Indicates that there has been no access to this device I/O range. 1 = This device I/O range has been accessed. Clear this bit by writing a 1 to the bit location.
11:10	Reserved
9	<b>PIRQDH_ACT_STS</b> — R/WC. PIRQ[D or H]. 0 = The corresponding PCI interrupts have not been active. 1 = At least one of the corresponding PCI interrupts has been active. Clear this bit by writing a 1 to the bit location.
8	<b>PIRQCG_ACT_STS</b> — R/WC. PIRQ[C or G]. 0 = The corresponding PCI interrupts have not been active. 1 = At least one of the corresponding PCI interrupts has been active. Clear this bit by writing a 1 to the bit location.
7	<b>PIRQBF_ACT_STS</b> — R/WC. PIRQ[B or F]. 0 = The corresponding PCI interrupts have not been active. 1 = At least one of the corresponding PCI interrupts has been active. Clear this bit by writing a 1 to the bit location.
6	<b>PIRQAE_ACT_STS</b> — R/WC. PIRQ[A or E]. 0 = The corresponding PCI interrupts have not been active. 1 = At least one of the corresponding PCI interrupts has been active. Clear this bit by writing a 1 to the bit location.
5:0	Reserved

### 12.9.3.13 PM2\_CNT—Power Management 2 Control Register

I/O Address:	PMBASE + 50h	Attribute:	R/W
Default Value:	00h	Size:	8-bit
Lockable:	No	Usage:	ACPI
Power Well:	Core		

Bit	Description
7:1	Reserved
0	<b>Arbiter Disable (ARB_DIS)</b> — R/W. This bit is a scratchpad bit for legacy software compatibility.

### 12.9.3.14 ALT\_GPI\_SMI\_EN2 - Alternate GPI SMI Enable 2 Register

I/O Address:	PMBASE + 5Ch	Attribute:	R/W, RO
Default Value:	0000h	Size:	16-bit
Lockable:	No	Usage:	ACPI
Power Well:	Suspend		

Bit	Description
15:8	Reserved
7	<b>Alternate GPI[60] SMI Enable (ALT_GPI60_SMI_EN)</b> — R/W. Refer to bit [0] in this register for description.
6	<b>Alternate GPI[57] SMI Enable (ALT_GPI57_SMI_EN)</b> — R/W. Refer to bit [0] in this register for description.
5	<b>Alternate GPI[56] SMI Enable (ALT_GPI56_SMI_EN)</b> — R/W. Refer to bit [0] in this register for description.
4	<b>Alternate GPI[43] SMI Enable (ALT_GPI43_SMI_EN)</b> — R/W. Refer to bit [0] in this register for description.



Bit	Description
3	<b>Alternate GPI[22] SMI Enable (ALT_GPI22_SMI_EN)</b> – R/W. Refer to bit [0] in this register for description.
2	<b>Alternate GPI[21] SMI Enable (ALT_GPI21_SMI_EN)</b> – R/W. Refer to bit [0] in this register for description.
1	<b>Alternate GPI[19] SMI Enable (ALT_GPI19_SMI_EN)</b> – R/W. Refer to bit [0] in this register for description.
0	<p><b>Alternate GPI[17] SMI Enable (ALT_GPI17_SMI_EN)</b> – R/W. These bits are used to enable the corresponding GPIO to cause an SMI#. For these bits to have any effect, the following must be true.</p> <ul style="list-style-type: none"> <li>The corresponding bit in the ALT_GPI_SMI_STS2 register is set.</li> <li>The corresponding GPI must be routed in the GPI_ROUT2 register to cause an SMI.</li> <li>The corresponding GPIO must be implemented.</li> </ul>

**12.9.3.15 ALT\_GPI\_SMI\_STS2 - Alternate GPI SMI Status 2 Register**

I/O Address: PMBASE + 5E-5Fh      Attribute: R/W, RO  
 Default Value: 00h      Size: 16-bit  
 Lockable: No      Usage: ACPI  
 Power Well: Suspend

Bit	Description
15:8	Reserved
7	<b>Alternate GPI[60] SMI Status (ALT_GPI60_SMI_STS)</b> – R/W. Refer to bit[0] in this register for description.
6	<b>Alternate GPI[57] SMI Status (ALT_GPI57_SMI_STS)</b> – R/W. Refer to bit[0] in this register for description.
5	<b>Alternate GPI[56] SMI Status (ALT_GPI56_SMI_STS)</b> – R/W. Refer to bit[0] in this register for description.
4	<b>Alternate GPI[43] SMI Status (ALT_GPI43_SMI_STS)</b> – R/W. Refer to bit[0] in this register for description.
3	<b>Alternate GPI[22] SMI Status (ALT_GPI22_SMI_STS)</b> – R/W. Refer to bit[0] in this register for description.
2	<b>Alternate GPI[21] SMI Status (ALT_GPI21_SMI_STS)</b> – R/W. Refer to bit[0] in this register for description.
1	<b>Alternate GPI[19] SMI Status (ALT_GPI19_SMI_STS)</b> – R/W. Refer to bit[0] in this register for description.
0	<p><b>Alternate GPI[17] SMI Status (ALT_GPI17_SMI_STS)</b> – R/W. These bits report the status of the corresponding GPIOs.                      0 = Inactive. Software clears this bit by writing a 1 to it.                      1 = Active                      These bits are sticky. If the following conditions are true, then an SMI# will be generated and the GPE0_STS bit set:</p> <ul style="list-style-type: none"> <li>The corresponding bit in the ALT_GPI_SMI_EN2 register (PMBASE + 5Ch) is set</li> <li>The corresponding GPIO must be routed in the GPI_ROUT2 register to cause an SMI.</li> <li>The corresponding GPIO must be implemented.</li> </ul>



## 12.10 System Management TCO Registers

The TCO logic is accessed using registers mapped to the PCI configuration space (D31:F0) and the system I/O space. For TCO PCI Configuration registers, see LPC D31:F0 PCI Configuration registers.

### TCO Register I/O Map

The TCO I/O registers reside in a 32-byte range pointed to by a TCOBASE value, which is, PMBASE + 60h in the PCI config space. The following table shows the mapping of the registers within that 32-byte range. Each register is described in the following sections.

**Table 12-12. TCO I/O Register Address Map**

TCOBASE + Offset	Mnemonic	Register Name	Default	Attribute
00h–01h	TCO_RLD	TCO Timer Reload and Current Value	0000h	R/W
02h	TCO_DAT_IN	TCO Data In	00h	R/W
03h	TCO_DAT_OUT	TCO Data Out	00h	R/W
04h–05h	TCO1_STS	TCO1 Status	0000h	R/WC, RO
06h–07h	TCO2_STS	TCO2 Status	0000h	R/WC
08h–09h	TCO1_CNT	TCO1 Control	0000h	R/W, R/WLO, R/WC
0Ah–0Bh	TCO2_CNT	TCO2 Control	0008h	R/W
0Ch–0Dh	TCO_MESSAGE1, TCO_MESSAGE2	TCO Message 1 and 2	00h	R/W
0Eh	TCO_WDCNT	TCO Watchdog Control	00h	R/W
0Fh	—	Reserved	—	—
10h	SW_IRQ_GEN	Software IRQ Generation	03h	R/W
11h	—	Reserved	—	—
12h–13h	TCO_TMR	TCO Timer Initial Value	0004h	R/W
14h–1Fh	—	Reserved	—	—

### 12.10.1 TCO\_RLD—TCO Timer Reload and Current Value Register

I/O Address: TCOBASE + 00h      Attribute: R/W  
 Default Value: 0000h      Size: 16-bit  
 Lockable: No      Power Well: Core

Bit	Description
15:10	Reserved
9:0	<b>TCO Timer Value</b> — R/W. Reading this register will return the current count of the TCO timer. Writing any value to this register will reload the timer to prevent the timeout.





### 12.10.2 TCO\_DAT\_IN—TCO Data In Register

I/O Address: TCOBASE +02h      Attribute: R/W  
 Default Value: 00h      Size: 8-bit  
 Lockable: No      Power Well: Core

Bit	Description
7:0	<b>TCO Data In Value</b> — R/W. This data register field is used for passing commands from the OS to the SMI handler. Writes to this register will cause an SMI and set the SW_TCO_SMI bit in the TCO1_STS register (D31:F0:04h).

### 12.10.3 TCO\_DAT\_OUT—TCO Data Out Register

I/O Address: TCOBASE +03h      Attribute: R/W  
 Default Value: 00h      Size: 8-bit  
 Lockable: No      Power Well: Core

Bit	Description
7:0	<b>TCO Data Out Value</b> — R/W. This data register field is used for passing commands from the SMI handler to the OS. Writes to this register will set the TCO_INT_STS bit in the TCO1_STS register. It will also cause an interrupt, as selected by the TCO_INT_SEL bits.

### 12.10.4 TCO1\_STS—TCO1 Status Register

I/O Address: TCOBASE +04h      Attribute: R/WC, RO  
 Default Value: 2000h      Size: 16-bit  
 Lockable: No      Power Well: Core  
 (Except bit 7, in RTC)

Bit	Description
15:14	Reserved
13	<b>TCO_SLVSEL (TCO Slave Select)</b> — RO. This register bit is Read Only by Host and indicates the value of TCO Slave Select Soft Strap. Refer to the PCH Soft Straps section of the SPI Chapter for details.
12	<b>DMISERR_STS</b> — R/WC. 0 = Software clears this bit by writing a 1 to it. 1 = PCH received a DMI special cycle message using DMI indicating that it wants to cause an SERR#. The software must read the processor to determine the reason for the SERR#.
11	Reserved
10	<b>DMISMI_STS</b> — R/WC. 0 = Software clears this bit by writing a 1 to it. 1 = PCH received a DMI special cycle message using DMI indicating that it wants to cause an SMI. The software must read the processor to determine the reason for the SMI.
9	<b>DMISCI_STS</b> — R/WC. 0 = Software clears this bit by writing a 1 to it. 1 = PCH received a DMI special cycle message using DMI indicating that it wants to cause an SCI. The software must read the processor to determine the reason for the SCI.
8	<b>BIOSWR_STS</b> — R/WC. 0 = Software clears this bit by writing a 1 to it. 1 = PCH sets this bit and generates an SMI# to indicate an invalid attempt to write to the BIOS. This occurs when either: a) The BIOSWP bit is changed from 0 to 1 and the BLD bit is also set, or b) any write is attempted to the BIOS and the BIOSWP bit is also set. <b>Note:</b> On write cycles attempted to the 4 MB lower alias to the BIOS space, the BIOSWR_STS will not be set.



Bit	Description
7	<p><b>NEWCENTURY_STS</b> — R/WC. This bit is in the RTC well.            0 = Cleared by writing a 1 to the bit position or by RTCRST# going active.            1 = This bit is set when the Year byte (RTC I/O space, index offset 09h) rolls over from 99 to 00. Setting this bit will cause an SMI# (but not a wake event).</p> <p><b>Note:</b> The NEWCENTURY_STS bit is not valid when the RTC battery is first installed (or when RTC power has not been maintained). Software can determine if RTC power has not been maintained by checking the RTC_PWR_STS bit (D31:F0:A4h, bit 2), or by other means (such as a checksum on RTC RAM). If RTC power is determined to have not been maintained, BIOS should set the time to a valid value and then clear the NEWCENTURY_STS bit.</p> <p>The NEWCENTURY_STS bit may take up to 3 RTC clocks for the bit to be cleared after a 1 is written to the bit to clear it. After writing a 1 to this bit, software should not exit the SMI handler until verifying that the bit has actually been cleared. This will ensure that the SMI is not re-entered.</p>
6:4	Reserved
3	<p><b>TIMEOUT</b> — R/WC.            0 = Software clears this bit by writing a 1 to it.            1 = Set by PCH to indicate that the SMI was caused by the TCO timer reaching 0.</p>
2	<p><b>TCO_INT_STS</b> — R/WC.            0 = Software clears this bit by writing a 1 to it.            1 = SMI handler caused the interrupt by writing to the TCO_DAT_OUT register (TCOBASE + 03h).</p>
1	<p><b>SW_TCO_SMI</b> — R/WC.            0 = Software clears this bit by writing a 1 to it.            1 = Software caused an SMI# by writing to the TCO_DAT_IN register (TCOBASE + 02h).</p>
0	<p><b>NMI2SMI_STS</b> — RO.            0 = Cleared by clearing the associated NMI status bit.            1 = Set by the PCH when an SMI# occurs because an event occurred that would otherwise have caused an NMI (because NMI2SMI_EN is set).</p>

### 12.10.5 TCO2\_STS—TCO2 Status Register

I/O Address:	TCOBASE +06h	Attribute:	R/WC
Default Value:	0000h	Size:	16-bit
Lockable:	No	Power Well:	Resume (Except Bit 0, in RTC)

Bit	Description
15:5	Reserved
4	<p><b>SMLink Slave SMI Status (SMLINK_SLV_SMI_STS)</b> — R/WC. Allow the software to go directly into a pre-determined sleep state. This avoids race conditions. Software clears this bit by writing a 1 to it.            0 = The bit is reset by RSMRST#, but not due to the PCI Reset associated with exit from S3–S5 states.            1 = PCH sets this bit to 1 when it receives the SMI message on the SMLink Slave Interface.</p>
3	Reserved
2	<p><b>BOOT_STS</b> — R/WC.            0 = Cleared by PCH based on RSMRST# or by software writing a 1 to this bit. Note that software should first clear the SECOND_TO_STS bit before writing a 1 to clear the BOOT_STS bit.            1 = Set to 1 when the SECOND_TO_STS bit goes from 0 to 1 and the processor has not fetched the first instruction.            If rebooting due to a second TCO timer timeout, and if the BOOT_STS bit is set, the PCH will reboot using the 'safe' multiplier (1111). This allows the system to recover from a processor frequency multiplier that is too high, and allows the BIOS to check the BOOT_STS bit at boot. If the bit is set and the frequency multiplier is 1111, then the BIOS knows that the processor has been programmed to an invalid multiplier.</p>



Bit	Description
1	<p><b>SECOND_TO_STS</b> — R/WC.</p> <p>0 = Software clears this bit by writing a 1 to it, or by a RSMRST#.</p> <p>1 = PCH sets this bit to 1 to indicate that the TIMEOUT bit had been (or is currently) set and a second timeout occurred before the TCO_RLD register was written. If this bit is set and the NO_REBOOT config bit is 0, then the PCH will reboot the system after the second timeout. The reboot is done by asserting PLTRST#.</p>
0	<p><b>Intruder Detect (INTRD_DET)</b> — R/WC.</p> <p>0 = Software clears this bit by writing a 1 to it, or by RTCRST# assertion.</p> <p>1 = Set by PCH to indicate that an intrusion was detected. This bit is set even if the system is in G3 state.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>This bit has a recovery time. After writing a 1 to this bit position (to clear it), the bit may be read back as a 1 for up to 65 microseconds before it is read as a 0. Software must be aware of this recovery time when reading this bit after clearing it.</li> <li>If the INTRUDER# signal is active when the software attempts to clear the INTRD_DET bit, the bit will remain as a 1, and the SMI# will be generated again immediately. The SMI handler can clear the INTRD_SEL bits (TCOBASE + 0Ah, bits 2:1), to avoid further SMIs. However, if the INTRUDER# signal goes inactive and then active again, there will not be further SMIs (because the INTRD_SEL bits would select that no SMI# be generated).</li> <li>If the INTRUDER# signal goes inactive some point after the INTRD_DET bit is written as a 1, then the INTRD_DET signal will go to a 0 when INTRUDER# input signal goes inactive. Note that this is slightly different than a classic sticky bit, since most sticky bits would remain active indefinitely when the signal goes active and would immediately go inactive when a 1 is written to the bit.</li> </ol>

### 12.10.6 TCO1\_CNT—TCO1 Control Register

I/O Address:	TCOBASE +08h	Attribute:	R/W, R/WLO, R/WC
Default Value:	0000h	Size:	16-bit
Lockable:	No	Power Well:	Core

Bit	Description															
15:13	Reserved															
12	<p><b>TCO_LOCK</b> — R/WLO. When set to 1, this bit prevents writes from changing the TCO_EN bit (in offset 30h of Power Management I/O space). Once this bit is set to 1, it can not be cleared by software writing a 0 to this bit location. A core-well reset is required to change this bit from 1 to 0. This bit defaults to 0.</p>															
11	<p><b>TCO Timer Halt (TCO_TMR_HLT)</b> — R/W.</p> <p>0 = The TCO Timer is enabled to count.</p> <p>1 = The TCO Timer will halt. It will not count, and thus cannot reach a value that will cause an SMI# or set the SECOND_TO_STS bit. When set, this bit will prevent rebooting and prevent Alert On LAN event messages from being transmitted on the SMLink (but not Alert On LAN* heartbeat messages).</p>															
10	Reserved															
9	<p><b>NMI2SMI_EN</b> — R/W.</p> <p>0 = Normal NMI functionality.</p> <p>1 = Forces all NMIs to instead cause SMIs. The functionality of this bit is dependent upon the settings of the NMI_EN bit and the GBL_SMI_EN bit as detailed in the following table:</p> <table border="1"> <thead> <tr> <th>NMI_EN</th> <th>GBL_SMI_EN</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>0b</td> <td>No SMI# at all because GBL_SMI_EN = 0</td> </tr> <tr> <td>0b</td> <td>1b</td> <td>SMI# will be caused due to NMI events</td> </tr> <tr> <td>1b</td> <td>0b</td> <td>No SMI# at all because GBL_SMI_EN = 0</td> </tr> <tr> <td>1b</td> <td>1b</td> <td>No SMI# due to NMI because NMI_EN = 1</td> </tr> </tbody> </table>	NMI_EN	GBL_SMI_EN	Description	0b	0b	No SMI# at all because GBL_SMI_EN = 0	0b	1b	SMI# will be caused due to NMI events	1b	0b	No SMI# at all because GBL_SMI_EN = 0	1b	1b	No SMI# due to NMI because NMI_EN = 1
NMI_EN	GBL_SMI_EN	Description														
0b	0b	No SMI# at all because GBL_SMI_EN = 0														
0b	1b	SMI# will be caused due to NMI events														
1b	0b	No SMI# at all because GBL_SMI_EN = 0														
1b	1b	No SMI# due to NMI because NMI_EN = 1														



Bit	Description
8	<b>NMI_NOW</b> — R/WC. 0 = Software clears this bit by writing a 1 to it. The NMI handler is expected to clear this bit. Another NMI will not be generated until the bit is cleared. 1 = Writing a 1 to this bit causes an NMI. This allows the BIOS or SMI handler to force an entry to the NMI handler.
7:0	Reserved

### 12.10.7 TCO2\_CNT—TCO2 Control Register

I/O Address: TCOBASE +0Ah                      Attribute: R/W  
 Default Value: 0008h                            Size: 16-bit  
 Lockable: No                                      Power Well: Resume

Bit	Description
15:6	Reserved
5:4	<b>OS_POLICY</b> — R/W. OS-based software writes to these bits to select the policy that the BIOS will use after the platform resets due the WDT. The following convention is recommended for the BIOS and OS: 00 = Boot normally 01 = Shut down 10 = Do not load OS. Hold in pre-boot state and use LAN to determine next step 11 = Reserved  <b>Note:</b> These are just scratchpad bits. They should not be reset when the TCO logic resets the platform due to Watchdog Timer.
3	<b>GPIO11_ALERT_DISABLE</b> — R/W. At reset (using RSMRST# asserted) this bit is set and GPIO[11] alerts are disabled. 0 = Enable. 1 = Disable GPIO11/SMBALERT# as an alert source for the heartbeats and the SMBus slave.
2:1	<b>INTRD_SEL</b> — R/W. This field selects the action to take if the INTRUDER# signal goes active. 00 = No interrupt or SMI# 01 = Interrupt (as selected by TCO_INT_SEL). 10 = SMI 11 = Reserved
0	Reserved



### 12.10.8 TCO\_MESSAGE1 and TCO\_MESSAGE2 Registers

I/O Address: TCOBASE + 0Ch (Message 1) Attribute: R/W  
 TCOBASE + 0Dh (Message 2)  
 Default Value: 00h Size: 8-bit  
 Lockable: No Power Well: Resume

Bit	Description
7:0	<b>TCO_MESSAGE[n]</b> — R/W. BIOS can write into these registers to indicate its boot progress. The external microcontroller can read these registers to monitor the boot progress.

### 12.10.9 TCO\_WDCNT—TCO Watchdog Control Register

Offset Address: TCOBASE + 0Eh Attribute: R/W  
 Default Value: 00h Size: 8 bits  
 Power Well: Resume

Bit	Description
7:0	The BIOS or system management software can write into this register to indicate more details on the boot progress. The register will reset to 00h based on a RSMRST# (but not PLTRST#). The external microcontroller can read this register to monitor boot progress.

### 12.10.10 SW\_IRQ\_GEN—Software IRQ Generation Register

Offset Address: TCOBASE + 10h Attribute: R/W  
 Default Value: 03h Size: 8 bits  
 Power Well: Core

Bit	Description
7:2	Reserved
1	<b>IRQ12_CAUSE</b> — R/W. When software sets this bit to 1, IRQ12 will be asserted. When software sets this bit to 0, IRQ12 will be de-asserted.
0	<b>IRQ1_CAUSE</b> — R/W. When software sets this bit to 1, IRQ1 will be asserted. When software sets this bit to 0, IRQ1 will be de-asserted.

### 12.10.11 TCO\_TMR—TCO Timer Initial Value Register

I/O Address: TCOBASE + 12h Attribute: R/W  
 Default Value: 0004h Size: 16-bit  
 Lockable: No Power Well: Core

Bit	Description
15:10	Reserved
9:0	<b>TCO Timer Initial Value</b> — R/W. Value that is loaded into the timer each time the TCO_RLD register is written. Values of 0000h or 0001h will be ignored and should not be attempted. The timer is clocked at approximately 0.6 seconds, and thus allows timeouts ranging from 1.2 second to 613.8 seconds. <b>Note:</b> The timer has an error of $\pm 1$ tick (0.6 S). The TCO Timer will only count down in the S0 state.



## 12.11 General Purpose I/O Registers

The control for the general purpose I/O signals is handled through a 128-byte I/O space. The base offset for this space is selected by the GPIOBASE register.

**Table 12-13. Registers to Control GPIO Address Map**

GPIOBASE + Offset	Mnemonic	Register Name	Default	Attribute
00h-03h	GPIO_USE_SEL	GPIO Use Select	9F7FA1FFh	R/W
04h-07h	GP_IO_SEL	GPIO Input/Output Select	C8EB6EFFh	R/W
08h-0Bh	—	Reserved	0h	—
0Ch-0Fh	GP_LVL	GPIO Level for Input or Output	22FE1100h	R/W
10h-13h	—	Reserved	0h	—
14h-17h	—	Reserved	0h	—
18h-1Bh	GPO_BLINK	GPIO Blink Enable	00040000h	R/W
1Ch-1Fh	GP_SER_BLINK	GP Serial Blink	00000000h	R/W
20h-23h	GP_SB_CMDSTS	GP Serial Blink Command Status	00080000h	R/W
24h-27h	GP_SB_DATA	GP Serial Blink Data	00000000h	R/W
28h-29h	GPI_NMI_EN	GPI NMI Enable	0000h	R/W
2Ah-2Bh	GPI_NMI_STS	GPI NMI Status	0000h	R/WC
2Ch-2Fh	GPI_INV	GPIO Signal Invert	00000000h	R/W
30h-33h	GPIO_USE_SEL2	GPIO Use Select 2	2383F0FFh	R/W
34h-37h	GP_IO_SEL2	GPIO Input/Output Select 2	1F57FFF4h	R/W
38h-3Bh	GP_LVL2	GPIO Level for Input or Output 2	A4AA0007h	R/W
3Ch-3Fh	—	Reserved	0h	—
40h-43h	GPIO_USE_SEL3	GPIO Use Select 3	00000330h	R/W
44h-47h	GP_IO_SEL3	GPIO Input/Output Select 3	00000FF0h	R/W
48h-4Bh	GP_LVL3	GPIO Level for Input or Output 3	000000C0h	R/W
4Ch-4Fh	GPI_INV2	GPIO Signal Invert 2	00000000h	R/W
50h-5Fh	—	Reserved	—	—
60h-63h	GP_RST_SEL1	GPIO Reset Select 1	01000000h	R/W
64h-67h	GP_RST_SEL2	GPIO Reset Select 2	00000000h	R/W
68h-6Bh	GP_RST_SEL3	GPIO Reset Select 3	00000000h	R/W
6Ch-7Fh	—	Reserved	—	—



### 12.11.1 GPIO\_USE\_SEL—GPIO Use Select Register

Offset Address:	GPIOBASE + 00h	Attribute:	R/W
Default Value:	9F7FA1FFh	Size:	32-bit
Lockable:	Yes	Power Well:	Core for 0:7, 16:23, Resume for 8:15, 24:31

Bit	Description
31:0	<p><b>GPIO_USE_SEL[31:0]</b> — R/W. Each bit in this register enables the corresponding GPIO (if it exists) to be used as a GPIO, rather than for the native function.</p> <p>0 = Signal used as native function. 1 = Signal used as a GPIO.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>The following bits are always 1 because they are always unmultiplexed: 8, 15, 24, 27, and 28.</li> <li>After a full reset (RSMRST#) all multiplexed signals in the resume and core wells are configured as their default function. After only a PLTRST#, the GPIOs in the core well are configured as their default function.</li> <li>When configured to GPIO mode, the multiplexing logic will present the inactive state to native logic that uses the pin as an input.</li> <li>All GPIOs are reset to the default state by CF9h reset except GPIO24. Other resume well GPIOs' reset behavior can be programmed using GP_RST_SEL registers.</li> <li>Bit 29 can be configured to GPIO when SLP_LAN#/GPIO29 Select soft strap is set to 1 (GPIO usage).</li> </ol>

### 12.11.2 GP\_IO\_SEL—GPIO Input/Output Select Register

Offset Address:	GPIOBASE +04h	Attribute:	R/W
Default Value:	C8EB6EFFh	Size:	32-bit
Lockable:	Yes	Power Well:	Core for 0:7, 16:23, Resume for 8:15, 24:31

Bit	Description
31:0	<p><b>GP_IO_SEL[31:0]</b> — R/W.</p> <p>When configured in native mode (GPIO_USE_SEL[n] is 0), writes to these bits have no effect. The value reported in this register is undefined when programmed as native mode.</p> <p>0 = Output. The corresponding GPIO signal is an output. 1 = Input. The corresponding GPIO signal is an input.</p>

### 12.11.3 GP\_LVL—GPIO Level for Input or Output Register

Offset Address:	GPIOBASE +0Ch	Attribute:	R/W
Default Value:	22FE1100h	Size:	32-bit
Lockable:	Yes	Power Well:	Core for 0:7, 16:23, Resume for 8:15, 24:31

Bit	Description
31:0	<p><b>GP_LVL[31:0]</b>— R/W. These registers are implemented as dual read/write with dedicated storage each. Write value will be stored in the write register, while read is coming from the read register which will always reflect the value of the pin.</p> <p>If GPIO[n] is programmed to be an output (using the corresponding bit in the GP_IO_SEL register), then the corresponding GP_LVL[n] write register value will drive a high or low value on the output pin. 1 = high, 0 = low.</p> <p>When configured in native mode (GPIO_USE_SEL[n] is 0), writes to these bits are stored but have no effect to the pin value. The value reported in this register is undefined when programmed as native mode.</p> <p><b>Note:</b> Bit 29 setting will be ignored if Intel SPS FW is configuring SLP_LAN# behavior. When GPIO29/SLP_LAN# Select soft strap is set to 1 (GPIO usage), bit 29 can be used as regular GP_LVL bit.</p>



### 12.11.4 GPO\_BLINK—GPO Blink Enable Register

Offset Address:	GPIOBASE +18h	Attribute:	R/W
Default Value:	00040000h	Size:	32-bit
Lockable:	No	Power Well:	Core for 0:7, 16:23, Resume for 8:15, 24:31

Bit	Description
31:0	<p><b>GP_BLINK[31:0]</b> — R/W. The setting of this bit has no effect if the corresponding GPIO signal is programmed as an input.</p> <p>0 = The corresponding GPIO will function normally.</p> <p>1 = If the corresponding GPIO is programmed as an output, the output signal will blink at a rate of approximately once per second. The high and low times have approximately 0.5 seconds each. The GP_LVL bit is not altered when this bit is set.</p> <p>The value of the corresponding GP_LVL bit remains unchanged during the blink process, and does not effect the blink in any way. The GP_LVL bit is not altered when programmed to blink. It will remain at its previous value.</p> <p>These bits correspond to GPIO in the Resume well. These bits revert to the default value based on RSMRST# or a write to the CF9h register (but not just on PLTRST#).</p>

**Note:** GPIO18 will blink by default immediately after reset. This signal could be connected to an LED to indicate a failed boot (by programming BIOS to clear GP\_BLINK18 after successful POST).

### 12.11.5 GP\_SER\_BLINK—GP Serial Blink Register

Offset Address:	GPIOBASE +1Ch	Attribute:	R/W
Default Value:	00000000h	Size:	32-bit
Lockable:	No	Power Well:	Core for 0:7, 16:23, Resume for 8:15, 24:31

Bit	Description
31:0	<p><b>GP_SER_BLINK[31:0]</b> — R/W. The setting of this bit has no effect if the corresponding GPIO is programmed as an input or if the corresponding GPIO has the GPO_BLINK bit set.</p> <p>When set to a 0, the corresponding GPIO will function normally.</p> <p>When using serial blink, this bit should be set to a 1 while the corresponding GP_IO_SEL bit is set to 1. Setting the GP_IO_SEL bit to 0 after the GP_SER_BLINK bit ensures PCH will not drive a 1 on the pin as an output. When this corresponding bit is set to a 1 and the pin is configured to output mode, the serial blink capability is enabled. The PCH will serialize messages through an open-drain buffer configuration.</p> <p>The value of the corresponding GP_LVL bit remains unchanged and does not impact the serial blink capability in any way.</p> <p>Writes to this register have no effect when the corresponding pin is configured in native mode and the read value returned is undefined.</p>

### 12.11.6 GP\_SB\_CMDSTS—GP Serial Blink Command Status Register

Offset Address:	GPIOBASE +20h	Attribute:	R/W, RO
Default Value:	00080000h	Size:	32-bit
Lockable:	No	Power Well:	Core

Bit	Description
31:24	Reserved





Bit	Description
23:22	<b>Data Length Select (DLS)</b> — R/W. This field determines the number of bytes to serialize on GPIO. 00 = Serialize bits 7:0 of GP_SB_DATA (1 byte) 01 = Serialize bits 15:0 of GP_SB_DATA (2 bytes) 10 = Undefined – Software must not write this value 11 = Serialize bits 31:0 of GP_SB_DATA (4 bytes) Software should not modify the value in this register unless the Busy bit is clear. Writes to this register have no effect when the corresponding pin is configured in native mode and the read value returned is undefined.
21:16	<b>Data Rate Select (DRS)</b> — R/W. This field selects the number of 120ns time intervals to count between Manchester data transitions. The default of 8h results in a 960 ns minimum time between transitions. A value of 0h in this register produces undefined behavior. Software should not modify the value in this register unless the Busy bit is clear.
15:9	Reserved
8	<b>Busy</b> — RO. This read-only status bit is the hardware indication that a serialization is in progress. Hardware sets this bit to 1 based on the Go bit being set. Hardware clears this bit when the Go bit is cleared by the hardware.
7:1	Reserved
0	<b>Go</b> — R/W. This bit is set to 1 by software to start the serialization process. Hardware clears the bit after the serialized data is sent. Writes of 0 to this register have no effect. Software should not write this bit to 1 unless the Busy status bit is cleared.

### 12.11.7 GP\_SB\_DATA—GP Serial Blink Data Register

Offset Address:	GPIOBASE +24h	Attribute:	R/W
Default Value:	00000000h	Size:	32-bit
Lockable:	No	Power Well:	Core

Bit	Description
31:0	<b>GP_SB_DATA[31:0]</b> — R/W. This register contains the data serialized out. The number of bits shifted out are selected through the DLS field in the GP_SB_CMDSTS register. This register should not be modified by software when the Busy bit is set.

### 12.11.8 GPI\_NMI\_EN—GPI NMI Enable Register

Offset Address:	GPIOBASE +28h	Attribute:	R/W
Default Value:	00000h	Size:	16-bit
Lockable:	No	Power Well:	Core for 0:7 Resume for 8:15

Bit	Description
15:0	<b>GPI_NMI_EN[15:0]</b> — R/W. GPI NMI Enable: This bit only has effect if the corresponding GPIO is used as an input and its GPI_ROUT register is being programmed to NMI functionality. When set to 1, it used to allow active-low and active-high inputs (depends on inversion bit) to cause NMI.



### 12.11.9 GPI\_NMI\_STS—GPI NMI Status Register

Offset Address:	GPIOBASE +2Ah	Attribute:	R/WC
Default Value:	00000h	Size:	16-bit
Lockable:	Yes	Power Well:	Core for 0:7 Resume for 8:15

Bit	Description
15:0	<p><b>GPI_NMI_STS[15:0]</b> — R/WC. GPI NMI Status: GPI_NMI_STS[15:0]. GPI NMI Status: This bit is set if the corresponding GPIO is used as an input, and its GPI_ROUT register is being programmed to NMI functionality and also GPI_NMI_EN bit is set when it detects either:</p> <p>1) active-high edge when its corresponding GPI_INV is configured with value 0. 2) active-low edge when its corresponding GPI_INV is configured with value 1.</p> <p><b>Note:</b> Writing value of 1 will clear the bit, while writing value of 0 have no effect.</p>

### 12.11.10 GPI\_INV — GPIO Signal Invert Register

Offset Address:	GPIOBASE +2Ch	Attribute:	R/W
Default Value:	00000000h	Size:	32-bit
Lockable:	No	Power Well:	Core for 17, 16, 7:0

Bit	Description
31:16	Reserved
15:0	<p><b>Input Inversion (GP_INV[n])</b> — R/W. This bit only has effect if the corresponding GPIO is used as an input and used by the GPE logic, where the polarity matters. When set to '1', then the GPI is inverted as it is sent to the GPE logic that is using it. This bit has no effect on the value that is reported in the GP_LVL register.</p> <p>These bits are used to allow both active-low and active-high inputs to cause SMI# or SCI. Note that in the S0 or S1 state, the input signal must be active for at least two PCI clocks to ensure detection by the PCH. In the S3, S4 or S5 states the input signal must be active for at least 2 RTC clocks to ensure detection. The setting of these bits has no effect if the corresponding GPIO is programmed as an output. These bits correspond to GPI that are in the resume well, and will be reset to their default values by RSMRST# or by a write to the CF9h register.</p> <p>0 = The corresponding GPI_STS bit is set when the PCH detects the state of the input pin to be high. 1 = The corresponding GPI_STS bit is set when the PCH detects the state of the input pin to be low.</p>



### 12.11.11 GPIO\_USE\_SEL2—GPIO Use Select 2 Register

Offset Address:	GPIOBASE +30h	Attribute:	R/W
Default Value:	2383F0FFh	Size:	32-bit
Lockable:	Yes	Power Well:	Core for 0:7, 16:23, Resume for 8:15, 24:31

This register corresponds to GPIO[63:32]. Bit 0 corresponds to GPIO32 and bit 31 corresponds to GPIO63.

Bit	Description
31:0	<p><b>GPIO_USE_SEL2[63:32]</b> — R/W. Each bit in this register enables the corresponding GPIO (if it exists) to be used as a GPIO, rather than for the native function.</p> <p>0 = Signal used as native function. 1 = Signal used as a GPIO.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>The following bits are always 1 because they are always unmultiplexed: 3, 25. The following bit is unmultiplexed in PCH and is also 1: 0.</li> <li>If GPIO[n] does not exist, then, the (n-32) bit in this register will always read as 0 and writes will have no effect.</li> <li>After a full reset RSMRST# all multiplexed signals in the resume and core wells are configured as their default function. After only a PLTRST#, the GPIOs in the core well are configured as their default function.</li> <li>When configured to GPIO mode, the multiplexing logic will present the inactive state to native logic that uses the pin as an input.</li> <li>Bit 26 is ignored, functionality is configured by bits 9:8 of FLMAPO register.</li> </ol>

### 12.11.12 GP\_IO\_SEL2—GPIO Input/Output Select 2 Register

Offset Address:	GPIOBASE +34h	Attribute:	R/W
Default Value:	1F57FFF4h	Power Well:	Core for 0:7, 16:23, Resume for 8:15, 24:31
Lockable:	Yes		

This register corresponds to GPIO[63:32]. Bit 0 corresponds to GPIO32 and bit 31 corresponds to GPIO63.

Bit	Description
31:0	<p><b>GP_IO_SEL2[63:32]</b> — R/W.</p> <p>0 = GPIO signal is programmed as an output. 1 = Corresponding GPIO signal (if enabled in the GPIO_USE_SEL2 register) is programmed as an input.</p>



### 12.11.13 GP\_LVL2—GPIO Level for Input or Output 2 Register

Offset Address:	GPIOBASE +38h	Attribute:	R/W
Default Value:	A4AA0007h	Size:	32-bit
Lockable:	Yes	Power Well:	Core for 0:7, 16:23, Resume for 8:15, 24:31

This register corresponds to GPIO[63:32]. Bit 0 corresponds to GPIO32 and bit 31 corresponds to GPIO63.


Bit	Description
31:0	<p><b>GP_LVL[63:32]</b> — R/W. These registers are implemented as dual read/write with dedicated storage each. Write value will be stored in the write register, while read is coming from the read register which will always reflect the value of the pin. If GPIO[n] is programmed to be an output (using the corresponding bit in the GP_IO_SEL register), then the corresponding GP_LVL[n] write register value will drive a high or low value on the output pin. 1 = high, 0 = low.</p> <p>When configured in native mode (GPIO_USE_SEL[n] is 0), writes to these bits are stored but have no effect to the pin value. The value reported in this register is undefined when programmed as native mode.</p>

### 12.11.14 GPIO\_USE\_SEL3—GPIO Use Select 3 Register

Offset Address:	GPIOBASE +40h	Attribute:	R/W
Default Value:	00000330h	Size:	32-bit
Lockable:	Yes	Power Well:	Core for 0:7, 16:23, Resume for 8:15, 24:31

This register corresponds to GPIO[75:64]. Bit 0 corresponds to GPIO64 and bit 11 corresponds to GPIO75.

Bit	Description
31:12	Always 0. No corresponding GPIO.
11:0	<p><b>GPIO_USE_SEL3[75:64]</b> — R/W. Each bit in this register enables the corresponding GPIO (if it exists) to be used as a GPIO, rather than for the native function. 0 = Signal used as native function. 1 = Signal used as a GPIO.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>The following bit is always 1 because it is always unmultiplexed: 8</li> <li>If GPIO[n] does not exist, then, the (n-64) bit in this register will always read as 0 and writes will have no effect.</li> <li>After a full reset RSMRST# all multiplexed signals in the resume and core wells are configured as their default function. After only a PLTRST#, the GPIOs in the core well are configured as their default function.</li> <li>When configured to GPIO mode, the multiplexing logic will present the inactive state to native logic that uses the pin as an input.</li> </ol>



### 12.11.15 GP\_IO\_SEL3—GPIO Input/Output Select 3 Register

Offset Address:	GPIOBASE +44h	Attribute:	R/W
Default Value:	0000FF0h	Size:	32-bit
Lockable:	Yes	Power Well:	Core for 0:7, 16:23, Resume for 8:15, 24:31

This register corresponds to GPIO[75:64]. Bit 0 corresponds to GPIO64 and bit 11 corresponds to GPIO75.

Bit	Description
31:12	Always 0. No corresponding GPIO.
11:0	<p><b>GP_IO_SEL3[75:64]</b> — R/W.</p> <p>0 = GPIO signal is programmed as an output.            1 = Corresponding GPIO signal (if enabled in the GPIO_USE_SEL3 register) is programmed as an input.</p>

### 12.11.16 GP\_LVL3—GPIO Level for Input or Output 3 Register

Offset Address:	GPIOBASE +48h	Attribute:	R/W
Default Value:	000000C0h	Size:	32-bit
Lockable:	Yes	Power Well:	Core for 0:7, 16:23, Resume for 8:15, 24:31

This register corresponds to GPIO[75:64]. Bit 0 corresponds to GPIO64 and bit 11 corresponds to GPIO75.

Bit	Description
31:12	Always 0. No corresponding GPIO.
11:0	<p><b>GP_LVL[75:64]</b> — R/W.</p> <p>These registers are implemented as dual read/write with dedicated storage each. Write value will be stored in the write register, while read is coming from the read register which will always reflect the value of the pin. If GPIO[n] is programmed to be an output (using the corresponding bit in the GP_IO_SEL register), then the corresponding GP_LVL[n] write register value will drive a high or low value on the output pin.            1 = high, 0 = low.</p> <p>When configured in native mode (GPIO_USE_SEL[n] is 0), writes to these bits are stored but have no effect to the pin value. The value reported in this register is undefined when programmed as native mode.</p>



### 12.11.17 GPI\_INV2 – GPIO Signal Invert Register 2

Offset Address:	GPIOBASE +4Ch	Attribute:	R/W
Default Value:	00000000h	Size:	32-bit
Lockable:	No	Power Well:	Resume for 28,25:24,11

This register corresponds to GPIO[63:32]. Bit 0 corresponds to GPIO32 and bit 31 corresponds to GPIO63.

Bit	Description
31:0	<p><b>Input Inversion GPI_INV[63:32]</b> – R/W. This bit only has effect if the corresponding GPIO is used as an input and used by the GPE logic, where the polarity matters. When set to '1', then the GPI is inverted as it is sent to the GPE logic that is using it. This bit has no effect on the value that is reported in the GP_LVL register.</p> <p>These bits are used to allow both active-low and active-high inputs to cause SMI# or SCI. Note that in the S0 or S1 state, the input signal must be active for at least two PCI clocks to ensure detection by the PCH. In the S3, S4 or S5 states the input signal must be active for at least 2 RTC clocks to ensure detection. The setting of these bits has no effect if the corresponding GPIO is programmed as an output. These bits correspond to GPI that are in the resume well, and will be reset to their default values by RSMRST# or by a write to the CF9h register.</p> <p>0 = The corresponding GPI_STS bit is set when the PCH detects the state of the input pin to be high.            1 = The corresponding GPI_STS bit is set when the PCH detects the state of the input pin to be low.</p> <p>Only bit bit[28, 25:24, 11] (i.e. GPI_INV[60, 57:56, 43]) are implemented with Read/Write attribute. The remaining bits are RO of '0'. Note that bit 31 in this register corresponds to GPI_INV[63]</p>

### 12.11.18 GP\_RST\_SEL1 – GPIO Reset Select Register

Offset Address:	GPIOBASE +60h	Attribute:	R/W
Default Value:	01000000h	Size:	32-bit
Lockable:	Yes	Power Well:	Core for 0:7, 16:23, Resume for 8:15, 24:31

Bit	Description
31:24	<p><b>GP_RST_SEL[31:24]</b> – R/W.            0 = Corresponding GPIO registers will be reset by internal resume well reset.            1 = Corresponding GPIO registers will be reset by RSMRST# assertion only.</p> <p><b>Note:</b> GPIO[24] register bits are not cleared by CF9h reset by default.</p>
23:16	Reserved
15:8	<p><b>GP_RST_SEL[15:8]</b> – R/W.            0 = Corresponding GPIO registers will be reset by internal resume well reset.            1 = Corresponding GPIO registers will be reset by RSMRST# assertion only.</p>
7:0	Reserved



### 12.11.19 GP\_RST\_SEL2 – GPIO Reset Select Register

Offset Address:	GPIOBASE +64h	Attribute:	R/W
Default Value:	00000000h	Size:	32-bit
Lockable:	Yes	Power Well:	Core for 0:7, 16:23, Resume for 8:15, 24:31

Bit	Description
31:24	<b>GP_RST_SEL[63:56]</b> – R/W. 0 = Corresponding GPIO registers will be reset by internal resume well reset. 1 = Corresponding GPIO registers will be reset by RSMRST# assertion only.
23:16	Reserved
15:8	<b>GP_RST_SEL[47:40]</b> – R/W. 0 = Corresponding GPIO registers will be reset by internal resume well reset. 1 = Corresponding GPIO registers will be reset by RSMRST# assertion only.
7:0	Reserved

### 12.11.20 GP\_RST\_SEL3 – GPIO Reset Select Register

Offset Address:	GPIOBASE +68h	Attribute:	R/W
Default Value:	00000000h	Size:	32-bit
Lockable:	Yes	Power Well:	Core for 0:7, 16:23, Resume for 8:15, 24:31

Bit	Description
31:12	Reserved
11:8	<b>GP_RST_SEL[75:72]</b> – R/W. 0 = Corresponding GPIO registers will be reset by internal resume well reset. 1 = Corresponding GPIO registers will be reset by RSMRST# assertion only.
7:0	Reserved



## 12.12 GPIO Serial Expander MMIO Registers

The control for the GSX signals is handled through MMIO space. The base offset for this space is selected by the GSXBAR register in [Section 10.1.67](#).

**Table 12-14. Registers to Control GSX Address Map 0**

GPIOBASE + Offset	Mnemonic	Register Name	Default	Attribute
000h-00Fh	—	Reserved	0h	—
010h-013h	GSX_CxCAP	GSX Capabilities 1	00000000h	R/W, RO
014h-017h	GSX_CxCAP2	GSX Capabilities 2	00031250h	RO
018h-01Fh	—	Reserved	0h	—
020h-023h	GSX_CxGPILVL	GSX Input Level DWord 0	00000000h	RO
024h-027h	GSX_CxGPILVL_DW1	GSX Input Level DWord 1	00000000h	RO
028h-02Fh	—	Reserved	0h	—
030h-033h	GSX_CxGPOLVL	GSX Output Level DWord 0	00000000h	R/W
034h-037h	GSX_CxGPOLVL_DW1	GSX Output Level DWord 1	00000000h	R/W
038h-03Fh	—	Reserved	0h	—
040h-043h	GSX_CxCMD	GSX Command Register	00000000h	R/W, RO
044h-3FFh	—	Reserved	0h	—

### 12.12.1 GSX\_CxCAP — GSX Capabilities Register 1

Offset Address: GSXBAR +10h                      Attribute: R/W, RO  
 Default Value: 00000000h                      Size: 32-bit

Bit	Description
31:10	Reserved
9:5	<b>Number of Output Expanders (NOUT)</b> — R/W. BIOS programs this field to indicate number of output expander components which corresponds to multiple of CxGPO in byte granularity. 00000b = No output expanders 00001b = 1 output expander 00010b = 2 output expanders ... <b>Note:</b> Total number of NOUT + NIN <= 8
4:0	<b>Number of Input Expanders (NIN)</b> — R/W. BIOS programs this field to indicate number of output expander components which corresponds to multiple of CxGPO in byte granularity. 00000b = No input expanders 00001b = 1 input expander 00010b = 2 input expanders ... <b>Note:</b> Total number of NOUT + NIN <= 8

### 12.12.2 GSX\_CxCAP2 — GSX Capabilities Register 2

Offset Address: GSXBAR +14h                      Attribute: RO  
 Default Value: 000015625h                      Size: 32-bit

Bit	Description
31:26	Reserved





Bit	Description
25:12	<p><b>SCLK Rate (SCLKR)</b> – RO. SCLKR and SCLKRD are BCD (binary-coded decimal) encoded. The SCLKR represent MHz rate as a whole number, and SCLKR_D represent the decimal number.</p> <p><b>Note:</b> The GSXSCLK is running at 15.625MHZ.</p>
11:0	<p><b>SCLK Rate Decimal (SCLKR_D)</b> – RO. Refer to SCLKR.</p> <p><b>Note:</b> The GSXSCLK is running at 15.625 MHz.</p>

### 12.12.3 GSX\_CxGPILVL – GSX Input Level Register DW0

Offset Address: GSXBAR +20h                      Attribute:              RO  
 Default Value: 00000000h                      Size:                      32-bit

Bit	Description
31:0	<p><b>GPI Level (GPILVL)</b> – RO. BIOS or software read returns the value of the CxGPI received over the GSX channel. GPILVL[y] corresponds to CxGPI[y] where y falls within [31:0] range. CGPILVL[0] contains the first bit being serially shifted in during an atomic input serialization process. Hardware serialization process shifts in each bit of CxGPI value in ascending order from [bit 0] to [((NIN*8)-1)'s MSB bit].</p>

### 12.12.4 GSX\_CxGPILVL\_DW1 – GSX Input Level Register DW1

Offset Address: GSXBAR +24h                      Attribute:              RO  
 Default Value: 00000000h                      Size:                      32-bit

Bit	Description
31:0	<p><b>GPI Level (GPILVL_DW1)</b> – RO. BIOS or software read returns the value of the CxGPI received over the GSX channel. GPILVL[y] corresponds to CxGPI[y] where y falls within [63:32] range.</p>

### 12.12.5 GSX\_CxGPOLVL – GSX Output Level Register DW0

Offset Address: GSXBAR +30h                      Attribute:              R/W  
 Default Value: 00000000h                      Size:                      32-bit

Bit	Description
31:0	<p><b>GPO Level (GPOLVL)</b> – R/W. BIOS or software writes to this field to program the value of each output bit that will be sent in the serialization process. GPOLVL[y] corresponds to CxGPO[y] where y within CxGPO[31:0] range. GPOLVL[0] is the last bit in this register to be shifted out serially. Hardware serialization process shifts out each bit of CxGPOLVL_DW1 &amp; CxGPOLVL in descending order from [((NOUT*8)-1)'s MSB bit] to [bit 0].</p>



## 12.12.6 GSX\_CxGPOLVL\_DW1 – GSX Output Level Register DW1

Offset Address: GSXBAR +34h                      Attribute:                      R/W  
 Default Value: 00000000h                      Size:                      32-bit

Bit	Description
31:0	<b>GPO Level (GPOLVL_DW1)</b> – R/W. BIOS or software writes to this field to program the value of each output bit that will be sent in the serialization process. GPOLVL[y] corresponds to CxGPO[y] where y within CxGPO[63:32] range.

## 12.12.7 GSX\_CxCMD – GSX Command Register

Offset Address: GSXBAR +40h                      Attribute:                      R/W, RO  
 Default Value: 00000000h                      Size:                      32-bit

Bit	Description
31:4	Reserved.
3	<b>Input and Output Expander Reset Sequence (IOERST)</b> – R/W. Software writes '1' to this bit to cause a reset sequence that brings both input and output expander into a default state. Serialization process will be able to begin at default bit position again. <b>Note:</b> This bit is cleared once the above reset sequence is completed.
2	<b>Serialization Running (RUN)</b> – RO. 0 = Serialization is complete. 1 = Serialization is in progress. <b>Note:</b> When software clears the ST bit, software shall poll on RUN bit to be '0' before software can write '1' to ST bit again.
1	<b>Busy (BSY)</b> – RO. Software reads this field to determine if the serialization of most recently updated GPOLVL_DW1 and/or GPOLVL content has been completely serialized out on the GSX. Hardware will automatically clear the bit to '0' after all of the newly written value of GPOLVL_DW1 and/or GPOLVL bits have been serialized out at least once.
0	<b>Start (ST)</b> – R/W. 0 = Stop serialization process. 1 = Start serialization process. <b>Notes:</b> 1. Software can only write this bit to '1' when Busy (BSY) status bit is cleared and CxCAP register is programmed. 2. If software write this bit to '0', serialization process will stop at an atomic boundary. 3. Clearing Start (ST) bit does not cause GSXSRESET# to be asserted.

### §



# 13 SATA Controller Registers (D31:F2)

## 13.1 PCI Configuration Registers (SATA–D31:F2)

**Note:** Address locations that are not shown should be treated as Reserved.

All of the SATA registers are in the core well. None of the registers can be locked.

**Table 13-1. SATA Controller PCI Register Address Map (SATA–D31:F2) (Sheet 1 of 2)**

Offset	Mnemonic	Register Name	Default	Attribute
00h–01h	VID	Vendor Identification	8086h	RO
02h–03h	DID	Device Identification	See register description	RO
04h–05h	PCICMD	PCI Command	0000h	R/W, RO
06h–07h	PCISTS	PCI Status	02B0h	R/WC, RO
08h	RID	Revision Identification	See register description	RO
09h	PI	Programming Interface	See register description	See register description
0Ah	SCC	Sub Class Code	See register description	See register description
0Bh	BCC	Base Class Code	01h	RO
0Dh	PMLT	Primary Master Latency Timer	00h	RO
0Eh	HTYPE	Header Type	00h	RO
10h–13h	PCMD_BAR	Primary Command Block Base Address	00000001h	R/W, RO
14h–17h	PCNL_BAR	Primary Control Block Base Address	00000001h	R/W, RO
18h–1Bh	SCMD_BAR	Secondary Command Block Base Address	00000001h	R/W, RO
1Ch–1Fh	SCNL_BAR	Secondary Control Block Base Address	00000001h	R/W, RO
20h–23h	BAR	Legacy Bus Master Base Address	00000001h	R/W, RO
24h–27h	ABAR / SIDPBA	AHCI Base Address / SATA Index Data Pair Base Address	See register description	See register description
2Ch–2Dh	SVID	Subsystem Vendor Identification	0000h	R/WO
2Eh–2Fh	SID	Subsystem Identification	0000h	R/WO
34h	CAP	Capabilities Pointer	80h	RO
3Ch	INT_LN	Interrupt Line	00h	R/W
3Dh	INT_PN	Interrupt Pin	See register description	RO
40h–41h	IDE_TIM	Primary IDE Timing Register	0000h	R/W
42h–43h	IDE_TIM	Secondary IDE Timing Register	0000h	R/W
44h	SIDETIM	Slave IDE Timing	00h	R/W
48h	SDMA_CNT	Synchronous DMA Control	00h	R/W
4Ah–4Bh	SDMA_TIM	Synchronous DMA Timing	0000h	R/W
54h–57h	IDE_CONFIG	IDE I/O Configuration	00000000h	R/W



Table 13-1. SATA Controller PCI Register Address Map (SATA-D31:F2) (Sheet 2 of 2)

Offset	Mnemonic	Register Name	Default	Attribute
70h-71h	PID	PCI Power Management Capability ID	See register description	RO
72h-73h	PC	PCI Power Management Capabilities	See register description	RO
74h-75h	PMCS	PCI Power Management Control and Status	See register description	R/W, RO, R/WC
80h-81h	MSICI	Message Signaled Interrupt Capability ID	7005h	RO
82h-83h	MSIMC	Message Signaled Interrupt Message Control	0000h	RO, R/W
84h-87h	MSIMA	Message Signaled Interrupt Message Address	00000000h	RO, R/W
88h-89h	MSIMD	Message Signaled Interrupt Message Data	0000h	R/W
90h	MAP	Address Map	0000h	R/W, R/WO
92h-93h	PCS	Port Control and Status	0000h	R/W, RO
94h-97h	SCLKCG	SATA Clock Gating Control	00000000h	R/W
9Ch-9Fh	SGC	SATA General Configuration	00000000h	R/W, R/WO
A8h-ABh	SATACR0	SATA Capability Register 0	0010B012h	RO, R/WO
ACH-AFh	SATACR1	SATA Capability Register 1	00000048h	RO
B0h-B1h	FLRCID	FLR Capability ID	0009h	RO
B2h-B3h	FLRCLV	FLR Capability Length and Version	See register description	R/WO, RO
B4h-B5h	FLRC	FLR Control	0000h	RO, R/W
C0h	ATC	APM Trapping Control	00h	R/W
C4h	ATS	ATM Trapping Status	00h	R/WC
D0h-D3h	SP	Scratch Pad	00000000h	R/W
E0h-E3h	BFCS	BIST FIS Control/Status	00000000h	R/W, R/WC
E4h-E7h	BFTD1	BIST FIS Transmit Data, DW1	00000000h	R/W
E8h-EBh	BFTD2	BIST FIS Transmit Data, DW2	00000000h	R/W

**Note:** The PCH SATA controller is not arbitrated as a PCI device; therefore, it does not need a master latency timer.



### 13.1.1 VID—Vendor Identification Register (SATA—D31:F2)

Offset Address: 00h–01h Attribute: RO  
 Default Value: 8086h Size: 16 bit  
 Lockable: No Power Well: Core

Bit	Description
15:0	<b>Vendor ID</b> — RO. This is a 16-bit value assigned to Intel. Intel VID = 8086h

### 13.1.2 DID—Device Identification Register (SATA—D31:F2)

Offset Address: 02h–03h Attribute: RO  
 Default Value: See bit description Size: 16 bit  
 Lockable: No Power Well: Core

Bit	Description
15:0	<b>Device ID</b> — RO. This is a 16-bit value assigned to the PCH SATA controller. <b>Note:</b> The value of this field will change dependent upon the value of the MAP Register. See <a href="#">Section 1.4</a> and <a href="#">Section 13.1.34</a> for detail.

### 13.1.3 PCICMD—PCI Command Register (SATA—D31:F2)

Address Offset: 04h–05h Attribute: RO, R/W  
 Default Value: 0000h Size: 16 bits

Bit	Description
15:11	Reserved
10	<b>Interrupt Disable</b> — R/W. This disables pin-based INTx# interrupts. This bit has no effect on MSI operation. 0 = Internal INTx# messages are generated if there is an interrupt and MSI is not enabled. 1 = Internal INTx# messages will not be generated.
9	Reserved.
8	<b>SERR# Enable (SERR_EN)</b> — RO. Hardwired to 0.
7	Reserved.
6	<b>Parity Error Response (PER)</b> — R/W. 0 = Disabled. SATA controller will not generate PERR# when a data parity error is detected. 1 = Enabled. SATA controller will generate PERR# when a data parity error is detected.
5	Reserved.
4	Reserved.
3	Reserved.
2	<b>Bus Master Enable (BME)</b> — R/W. This bit controls the SATA controller’s ability to act as a master for data transfers. This bit does not impact the generation of completions for split transaction commands.
1	<b>Memory Space Enable (MSE)</b> — R/W or RO. Controls access to the SATA controller’s target memory space (for AHCI). This bit is RO 0 when not in AHCI/RAID modes.
0	<b>I/O Space Enable (IOSE)</b> — R/W. This bit controls access to the I/O space registers. 0 = Disables access to the Legacy or Native IDE ports (both Primary and Secondary) as well as the Bus Master I/O registers. 1 = Enable. Note that the Base Address register for the Bus Master registers should be programmed before this bit is set.



### 13.1.4 PCISTS—PCI Status Register (SATA–D31:F2)

Address Offset: 06h–07h  
 Default Value: 02B0h

Attribute: R/WC, RO  
 Size: 16 bits

**Note:** For the writable bits, software must write a 1 to clear bits that are set. Writing a 0 to the bit has no effect.

Bit	Description
15	<b>Detected Parity Error (DPE)</b> — R/WC. 0 = No parity error detected by SATA controller. 1 = SATA controller detects a parity error on its interface.
14	<b>Signaled System Error (SSE)</b> — RO. Hardwired to 0.
13	<b>Received Master Abort (RMA)</b> — R/WC. 0 = Master abort not generated. 1 = SATA controller, as a master, generated a master abort.
12	Reserved — R/WC.
11	<b>Signaled Target Abort (STA)</b> — RO. Hardwired to 0.
10:9	<b>DEVSEL# Timing Status (DEV_STS)</b> — RO. 01 = Hardwired; Controls the device select time for the SATA controller's PCI interface.
8	<b>Data Parity Error Detected (DPED)</b> — R/WC. For PCH, this bit can only be set on read completions received from the bus when there is a parity error. 0 = No data parity error received. 1 = SATA controller, as a master, either detects a parity error or sees the parity error line asserted, and the parity error response bit (bit 6 of the command register) is set.
7	Reserved. Hardwired to 1.
6	Reserved
5	Reserved. Hardwired to 1.
4	<b>Capabilities List (CAP_LIST)</b> — RO. This bit indicates the presence of a capabilities list. The minimum requirement for the capabilities list must be PCI power management for the SATA controller.
3	<b>Interrupt Status (INTS)</b> — RO. Reflects the state of INTx# messages, IRQ14 or IRQ15. 0 = Interrupt is cleared (independent of the state of Interrupt Disable bit in the command register [offset 04h]). 1 = Interrupt is to be asserted
2:0	Reserved.

### 13.1.5 RID—Revision Identification Register (SATA–D31:F2)

Offset Address: 08h  
 Default Value: See bit description

Attribute: RO  
 Size: 8 bits

Bit	Description
7:0	<b>Revision ID</b> — RO. See <a href="#">Section 1.4</a> or the specification update for the value of the RID Register.





### 13.1.7 SCC—Sub Class Code Register (SATA–D31:F2)

Address Offset: 0Ah Attribute: RO  
Default Value: See bit description Size: 8 bits

Bit	Description								
7:0	<p><b>Sub Class Code (SCC)</b> — RO. This field specifies the sub-class code of the controller, per the table below:</p> <table border="1"> <thead> <tr> <th>MAP.SMS (D31:F2:Offset 90h:bit 7:6) Value</th> <th>SCC Register Value</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>01h (IDE Controller)</td> </tr> <tr> <td>01b</td> <td>06h (AHCI Controller)</td> </tr> <tr> <td>10b</td> <td>04h (RAID Controller)</td> </tr> </tbody> </table>	MAP.SMS (D31:F2:Offset 90h:bit 7:6) Value	SCC Register Value	00b	01h (IDE Controller)	01b	06h (AHCI Controller)	10b	04h (RAID Controller)
MAP.SMS (D31:F2:Offset 90h:bit 7:6) Value	SCC Register Value								
00b	01h (IDE Controller)								
01b	06h (AHCI Controller)								
10b	04h (RAID Controller)								

### 13.1.8 BCC—Base Class Code Register (SATA–D31:F2)

Address Offset: 0Bh Attribute: RO  
Default Value: 01h Size: 8 bits

Bit	Description
7:0	<p><b>Base Class Code (BCC)</b> — RO. 01h = Mass storage device</p>

### 13.1.9 PMLT—Primary Master Latency Timer Register (SATA–D31:F2)

Address Offset: 0Dh Attribute: RO  
Default Value: 00h Size: 8 bits

Bit	Description
7:0	<p><b>Master Latency Timer Count (MLTC)</b> — RO. 00h = Hardwired. The SATA controller is implemented internally, and is not arbitrated as a PCI device, so it does not need a Master Latency Timer.</p>

### 13.1.10 HTYPE—Header Type Register (SATA–D31:F2)

Address Offset: 0Eh Attribute: RO  
Default Value: 00h Size: 8 bits

Bit	Description
7	<p><b>Multi-function Device (MFD)</b> — RO. Indicates this SATA controller is not part of a multifunction device.</p>
6:0	<p><b>Header Layout (HL)</b> — RO. Indicates that the SATA controller uses a target device layout.</p>





### 13.1.11 PCMD\_BAR—Primary Command Block Base Address Register (SATA-D31:F2)

Address Offset: 10h–13h                      Attribute: R/W, RO  
 Default Value: 00000001h                  Size: 32 bits

Bit	Description
31:16	Reserved
15:3	<b>Base Address</b> — R/W. This field provides the base address of the I/O space (8 consecutive I/O locations).
2:1	Reserved
0	<b>Resource Type Indicator (RTE)</b> — RO. Hardwired to 1 to indicate a request for I/O space.

**Note:** This 8-byte I/O space is used in native mode for the Primary Controller’s Command Block.

### 13.1.12 PCNL\_BAR—Primary Control Block Base Address Register (SATA-D31:F2)

Address Offset: 14h–17h                      Attribute: R/W, RO  
 Default Value: 00000001h                  Size: 32 bits

Bit	Description
31:16	Reserved
15:2	<b>Base Address</b> — R/W. This field provides the base address of the I/O space (4 consecutive I/O locations).
1	Reserved
0	<b>Resource Type Indicator (RTE)</b> — RO. Hardwired to 1 to indicate a request for I/O space.

**Note:** This 4-byte I/O space is used in native mode for the Primary Controller’s Control Block.

### 13.1.13 SCMD\_BAR—Secondary Command Block Base Address Register (SATA-D31:F2)

Address Offset: 18h–1Bh                      Attribute: R/W, RO  
 Default Value: 00000001h                  Size: 32 bits

Bit	Description
31:16	Reserved
15:3	<b>Base Address</b> — R/W. This field provides the base address of the I/O space (8 consecutive I/O locations).
2:1	Reserved
0	<b>Resource Type Indicator (RTE)</b> — RO. Hardwired to 1 to indicate a request for I/O space.

**Note:** This 8-byte I/O space is used in native mode for the Secondary Controller’s Command Block.



### 13.1.14 SCNL\_BAR—Secondary Control Block Base Address Register (SATA–D31:F2)

Address Offset: 1Ch–1Fh                      Attribute: R/W, RO  
 Default Value: 00000001h                  Size: 32 bits

Bit	Description
31:16	Reserved
15:2	<b>Base Address</b> — R/W. This field provides the base address of the I/O space (4 consecutive I/O locations).
1	Reserved
0	<b>Resource Type Indicator (RTE)</b> — RO. Hardwired to 1 to indicate a request for I/O space.

**Note:** This 4-byte I/O space is used in native mode for the Secondary Controller’s Control Block.

### 13.1.15 BAR—Legacy Bus Master Base Address Register (SATA–D31:F2)

Address Offset: 20h–23h                      Attribute: R/W, RO  
 Default Value: 00000001h                  Size: 32 bits

The Bus Master IDE interface function uses Base Address register 5 to request a 16-byte I/O space to provide a software interface to the Bus Master functions. Only 12 bytes are actually used (6 bytes for primary, 6 bytes for secondary). Only bits [15:4] are used to decode the address.

Bit	Description
31:16	Reserved
15:5	<b>Base Address</b> — R/W. This field provides the base address of the I/O space (16 consecutive I/O locations).
4	<b>Base</b> — R/W or RO. When SCC is 01h, this bit will be R/W resulting in requesting 16B of I/O space. When SCC is not 01h, this bit will be Read Only 0, resulting in requesting 32B of I/O space.
3:1	Reserved
0	<b>Resource Type Indicator (RTE)</b> — RO. Hardwired to 1 to indicate a request for I/O space.

### 13.1.16 ABAR/SIDPBA1—AHCI Base Address Register/Serial ATA Index Data Pair Base Address (SATA–D31:F2)

When the programming interface is not IDE (that is, SCC is not 01h), this register is named ABAR. When the programming interface is IDE, this register becomes SIDPBA.

Note that hardware does not clear those BA bits when switching from IDE component to non-IDE component or vice versa. BIOS is responsible for clearing those bits to 0 since the number of writable bits changes after component switching (as indicated by a change in SCC). In the case, this register will then have to be re-programmed to a proper value.

#### 13.1.16.1 When SCC is not 01h

When the programming interface is not IDE, the register represents a memory BAR allocating space for the AHCI memory registers defined in [Section 13.4](#).

Address Offset: 24–27h                      Attribute: R/W, RO  
 Default Value: 00000000h                  Size: 32 bits



Bit	Description
31:11	<b>Base Address (BA)</b> — R/W. Base address of register memory space (aligned to 2 KB)
10:4	Reserved
3	<b>Prefetchable (PF)</b> — RO. Indicates that this range is not pre-fetchable
2:1	<b>Type (TP)</b> — RO. Indicates that this range can be mapped anywhere in 32-bit address space.
0	<b>Resource Type Indicator (RTE)</b> — RO. Hardwired to 0 to indicate a request for register memory space.

**Note:** The ABAR register must be set to a value of 0001\_0000h or greater.

### 13.1.16.2 When SCC is 01h

When the programming interface is IDE, the register becomes an I/O BAR allocating 16 bytes of I/O space for the I/O-mapped registers defined in [Section 13.2](#). Note that although 16 bytes of locations are allocated, only 8 bytes are used as SINDX and SDATA registers; with the remaining 8 bytes preserved for future enhancement.

Address Offset: 24h–27h                      Attribute: R/WO  
 Default Value: 00000001h                      Size: 32 bits

Bit	Description
31:16	Reserved
15:4	<b>Base Address (BA)</b> — R/W. Base address of the I/O space.
3:1	Reserved
0	<b>Resource Type Indicator (RTE)</b> — RO. Indicates a request for I/O space.

### 13.1.17 SVID—Subsystem Vendor Identification Register (SATA–D31:F2)

Address Offset: 2Ch–2Dh                      Attribute: R/WO  
 Default Value: 0000h                      Size: 16 bits  
 Lockable: No                      Power Well: Core  
 Function Level Reset: No

Bit	Description
15:0	<b>Subsystem Vendor ID (SVID)</b> — R/WO. Value is written by BIOS. No hardware action taken on this value.

### 13.1.18 SID—Subsystem Identification Register (SATA–D31:F2)

Address Offset: 2Eh–2Fh                      Attribute: R/WO  
 Default Value: 0000h                      Size: 16 bits  
 Lockable: No                      Power Well: Core  
 Function Level Reset: No

Bit	Description
15:0	<b>Subsystem ID (SID)</b> — R/WO. Value is written by BIOS. No hardware action taken on this value.



### 13.1.19 CAP—Capabilities Pointer Register (SATA–D31:F2)

Address Offset: 34h Attribute: RO  
Default Value: 80h Size: 8 bits

Bit	Description
7:0	<b>Capabilities Pointer (CAP_PTR)</b> — RO. Indicates that the first capability pointer offset is 80h. This value changes to 70h if the Sub Class Code (SCC) (Dev 31:F2:0Ah) is configured as IDE mode (value of 01).

### 13.1.20 INT\_LN—Interrupt Line Register (SATA–D31:F2)

Address Offset: 3Ch Attribute: R/W  
Default Value: 00h Size: 8 bits  
Function Level Reset: No

Bit	Description
7:0	<b>Interrupt Line</b> — R/W. This field is used to communicate to software the interrupt line that the interrupt pin is connected to. Interrupt Line register is not reset by FLR.

### 13.1.21 INT\_PN—Interrupt Pin Register (SATA–D31:F2)

Address Offset: 3Dh Attribute: RO  
Default Value: See Register Description Size: 8 bits

Bit	Description
7:0	<b>Interrupt Pin</b> — RO. This reflects the value of D31IP.SIP (Chipset Config Registers:Offset 3100h:bits 11:8).

### 13.1.22 IDE\_TIM—IDE Timing Register (SATA–D31:F2)

Address Offset: Primary: 40h–41h Attribute: R/W  
Secondary: 42h–43h  
Default Value: 0000h Size: 16 bits  
Bits 14:12 and 9:0 of this register are R/W to maintain software compatibility. These bits have no effect on hardware.

Bit	Description
15	<b>IDE Decode Enable (IDE)</b> — R/W. Individually enable/disable the Primary or Secondary decode. 0 = Disable. 1 = Enables the PCH to decode the associated Command Block (1F0–1F7h for primary, 170–177h for secondary, or their native mode BAR equivalents) and Control Block (3F6h for primary, 376h for secondary, or their native mode BAR equivalents). This bit effects the IDE decode ranges for both legacy and native-mode decoding.
14:12	<b>IDE_TIM Field 2</b> — R/W. This field is R/W to maintain software compatibility. This field has no effect on hardware.
11:10	Reserved
9:0	<b>IDE_TIM Field 1</b> — R/W. This field is R/W to maintain software compatibility. This field has no effect on hardware.





### 13.1.26 IDE\_CONFIG—IDE I/O Configuration Register (SATA-D31:F2)

Address Offset: 54h-57h                      Attribute: R/W  
 Default Value: 00000000h                  Size: 32 bits

**Note:** This register is R/W to maintain software compatibility. These bits have no effect on hardware.

Bit	Description
31:24	Reserved
23:12	<b>IDE_CONFIG Field 2</b> — R/W. This field is R/W to maintain software compatibility. This field has no effect on hardware.
11:8	Reserved
7:0	<b>IDE_CONFIG Field 1</b> — R/W. This field is R/W to maintain software compatibility. This field has no effect on hardware.

### 13.1.27 PID—PCI Power Management Capability Identification Register (SATA-D31:F2)

Address Offset: 70h-71h                      Attribute: RO  
 Default Value: See Register Description    Size: 16 bits

Bits	Description
15:8	<b>Next Capability (NEXT)</b> — R/W. A8h is the location of the Serial ATA capability structure. A8h is the recommended setting for non-IDE mode. If the controller is to operate in IDE mode, BIOS is requested to program this field to 00h. <b>Note:</b> Refer to the SGC.REGLOCK description in order to lock the register to become RO.
7:0	<b>Capability ID (CID)</b> — RO. Hardwired to 01h. Indicates that this pointer is a PCI power management.

### 13.1.28 PC—PCI Power Management Capabilities Register (SATA-D31:F2)

Address Offset: 72h-73h                      Attribute: RO  
 Default Value: See Register Description    Size: 16 bits

Bits	Description
15:11	<b>PME Support (PME_SUP)</b> — RO. 00000 = If SCC = 01h, indicates no PME support in IDE mode. 01000 = If SCC is not 01h, in a non-IDE mode, indicates PME# can be generated from the D3 <sub>HOT</sub> state in the SATA host controller.
10	<b>D2 Support (D2_SUP)</b> — RO. Hardwired to 0. The D2 state is not supported
9	<b>D1 Support (D1_SUP)</b> — RO. Hardwired to 0. The D1 state is not supported
8:6	<b>Auxiliary Current (AUX_CUR)</b> — RO. PME# from D3 <sub>COLD</sub> state is not supported, therefore this field is 000b.
5	<b>Device Specific Initialization (DSI)</b> — RO. Hardwired to 0 to indicate that no device-specific initialization is required.
4	Reserved
3	<b>PME Clock (PME_CLK)</b> — RO. Hardwired to 0 to indicate that PCI clock is not required to generate PME#.



Bits	Description
2:0	<b>Version (VER)</b> — RO. Hardwired to 011 to indicates support for Revision 1.2 of the PCI Power Management Specification.

### 13.1.29 PMCS—PCI Power Management Control and Status Register (SATA–D31:F2)

Address Offset: 74h–75h                      Attribute:            R/W, R/WC  
 Default Value: 0008h                      Size:                 16 bits  
 Function Level Reset: No (Bits 8 and 15)

Bits	Description
15	<b>PME Status (PMES)</b> — R/WC. Bit is set when a PME event is to be requested, and if this bit and PMEE is set, a PME# will be generated from the SATA controller. <b>Note:</b> Whenever SCC = 01h, hardware will automatically change the attribute of this bit to RO 0. Software is advised to clear PMEE and PMES together prior to changing SCC thru MAP.SMS. This bit is not reset by Function Level Reset.
14:9	Reserved
8	<b>PME Enable (PMEE)</b> — R/W. When set, the SATA controller asserts PME# when exiting D3 <sub>HOT</sub> on a wake event. <b>Note:</b> Whenever SCCSCC = 01h, hardware will automatically change the attribute of this bit to RO 0. Software is advised to clear PMEE and PMES together prior to changing SCC thru MAP.SMS. This bit is not reset by Function Level Reset.
7:4	Reserved
3	<b>No Soft Reset (NSFRST)</b> — RO. These bits are used to indicate whether devices transitioning from D3 <sub>HOT</sub> state to D0 state will perform an internal reset. 0 = Device transitioning from D3 <sub>HOT</sub> state to D0 state perform an internal reset. 1 = Device transitioning from D3 <sub>HOT</sub> state to D0 state do not perform an internal reset. Configuration content is preserved. Upon transition from the D3 <sub>HOT</sub> state to D0 state initialized state, no additional operating system intervention is required to preserve configuration context beyond writing to the PowerState bits. Regardless of this bit, the controller transition from D3 <sub>HOT</sub> state to D0 state by a system or bus segment reset will return to the state D0 uninitialized with only PME context preserved if PME is supported and enabled.
2	Reserved
1:0	<b>Power State (PS)</b> — R/W. These bits are used both to determine the current power state of the SATA controller and to set a new power state. 00 = D0 state 11 = D3 <sub>HOT</sub> state When in the D3 <sub>HOT</sub> state, the controller's configuration space is available, but the I/O and memory spaces are not. Additionally, interrupts are blocked.



### 13.1.30 MSICI—Message Signaled Interrupt Capability Identification Register (SATA–D31:F2)

Address Offset: 80h–81h                      Attribute: R/W, RO  
 Default Value: 7005h                      Size: 16 bits

**Note:** There is no support for MSI when the software is operating in legacy (IDE) mode when AHCI is not enabled. Prior to switching from AHCI to IDE mode, software **must** make sure that MSI is disabled.

Bits	Description
15:8	<b>Next Pointer (NEXT)</b> — R/W. Indicates the next item in the list is the PCI power management pointer. BIOS may program this field to A8h indicating that the next item is Serial ATA Capability Structure. <b>Note:</b> Refer to the SGC.REGLOCK description in order to lock the register to become RO. This bit is not reset by a Function Level Reset
7:0	<b>Capability ID (CID)</b> — RO. Capabilities ID indicates MSI.

### 13.1.31 MSIMC—Message Signaled Interrupt Message Control Register (SATA–D31:F2)

Address Offset: 82h–83h                      Attribute: R/W, RO  
 Default Value: 0000h                      Size: 16 bits

**Note:** There is no support for MSI when the software is operating in legacy (IDE) mode when AHCI is not enabled. Prior to switching from AHCI to IDE mode, software **must** make sure that MSI is disabled.

Bits	Description
15:8	Reserved
7	<b>64 Bit Address Capable (C64)</b> — RO. Capable of generating a 32-bit message only.
6:4	<b>Multiple Message Enable (MME)</b> — RO. = 000 (and MSIE is set), a single MSI message will be generated for all SATA ports, and bits [15:0] of the message vector will be driven from MD[15:0].
3:1	<b>Multiple Message Capable (MMC)</b> — RO. MMC is not supported.
0	<b>MSI Enable (MSIE)</b> — R/W /RO. If set, MSI is enabled and traditional interrupt pins are not used to generate interrupts. This bit is R/W when SC.SCC is not 01h and is read-only 0 when SCC is 01h. Note that CMD.ID bit has no effect on MSI. <b>Note:</b> Software must clear this bit to 0 to disable MSI first before changing the number of messages allocated in the MMC field. Software must also make sure this bit is cleared to '0' when operating in legacy mode (when GHC.AE = 0).





### 13.1.32 MSIMA— Message Signaled Interrupt Message Address Register (SATA–D31:F2)

Address Offset: 84h–87h                      Attribute:        R/W  
Default Value: 00000000h                    Size:                32 bits

**Note:** There is no support for MSI when the software is operating in legacy (IDE) mode when AHCI is not enabled. Prior to switching from AHCI to IDE mode, software **must** make sure that MSI is disabled.

Bits	Description
31:2	<b>Address (ADDR)</b> — R/W. Lower 32 bits of the system specified message address, always DWORD aligned.
1:0	Reserved

### 13.1.33 MSIMD—Message Signaled Interrupt Message Data Register (SATA–D31:F2)

Address Offset: 88h–89h                      Attribute:        R/W  
Default Value: 0000h                          Size:                16 bits

**Note:** There is no support for MSI when the software is operating in legacy (IDE) mode when AHCI is not enabled. Prior to switching from AHCI to IDE mode, software **must** make sure that MSI is disabled.

Bits	Description
15:0	<b>Data (DATA)</b> — R/W. This 16-bit field is programmed by system software if MSI is enabled. Its content is driven onto the lower word of the data bus of the MSI memory write transaction. Note that when the MME field is set to '001' or '010', bit [0] and bits [1:0] respectively of the MSI memory write transaction will be driven based on the source of the interrupt rather than from MD[2:0]. See the description of the MME field.

### 13.1.34 MAP—Address Map Register (SATA–D31:F2)

Address Offset: 90h                              Attribute:        R/W, R/WO  
Default Value: 0000h                          Size:                16 bits  
Function Level Reset: No (Bits 7:5 and 13:8 only)

Bits	Description
15:8	Reserved
7:6	<p><b>SATA Mode Select (SMS)</b> — R/W. Software programs these bits to control the mode in which the SATA Controller should operate:</p> <p>00b = IDE mode 01b = AHCI mode 10b = RAID mode 11b = Reserved</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>The SATA Function Device ID will change based on the value of this register.</li> <li>When switching from AHCI or RAID mode to IDE mode, a 2 port SATA controller (Device 31, Function 5) will be enabled.</li> <li>SW shall not manipulate SMS during runtime operation; that is. the OS will not do this. The BIOS may choose to switch from one mode to another during POST.</li> </ol> <p>These bits are not reset by Function Level Reset.</p>



Bits	Description
5	<p><b>SATA Port-to-Controller Configuration (SC)</b> — R/W. This bit changes the number of SATA ports available within each SATA Controller.</p> <p>0 = Up to 4 SATA ports are available for Controller 1 (Device 31 Function 2) with ports [3:0] and up to 2 SATA ports are available for Controller 2 (Device 31 Function 5) with ports [5:4].</p> <p>1 = Up to 6 SATA ports are available for Controller 1 (Device 31 Function 2) with ports [5:0] and no SATA ports are available for Controller 2 (Device 31 Function 5).</p> <p><b>Note:</b> This bit should be set to 1 in AHCI/RAID mode. This bit is not reset by Function Level Reset.</p>
4:0	Reserved

### 13.1.35 PCS—Port Control and Status Register (SATA-D31:F2)

Address Offset: 92h–93h  
 Default Value: 0000h  
 Function Level Reset: No

Attribute: R/W, RO  
 Size: 16 bits

By default, the SATA ports are set to the disabled state (bits [5:0] = 0). When enabled by software, the ports can transition between the on, partial, and slumber states and can detect devices. When disabled, the port is in the “off” state and cannot detect any devices.

If an AHCI-aware or RAID enabled operating system is being booted, then system BIOS shall insure that all supported SATA ports are enabled prior to passing control to the OS. Once the AHCI aware OS is booted, it becomes the enabling/disabling policy owner for the individual SATA ports. This is accomplished by manipulating a port’s PxSCTL and PxCMD fields. Because an AHCI or RAID aware OS will typically not have knowledge of the PxE bits and because the PxE bits act as master on/off switches for the ports, pre-boot software must insure that these bits are set to 1 prior to booting the OS, regardless as to whether or not a device is currently on the port.

Bits	Description
15	<p><b>OOB Retry Mode (ORM)</b> — R/W.</p> <p>0 = The SATA controller will not retry after an OOB failure</p> <p>1 = The SATA controller will continue to retry after an OOB failure until successful (infinite retry)</p>
14	Reserved
13	<p><b>Port 5 Present (P5P)</b> — RO. The status of this bit may change at any time. This bit is cleared when the port is disabled using P5E. This bit is not cleared upon surprise removal of a device.</p> <p>0 = No device detected.</p> <p>1 = The presence of a device on Port 5 has been detected.</p>
12	<p><b>Port 4 Present (P4P)</b> — RO. The status of this bit may change at any time. This bit is cleared when the port is disabled using P4E. This bit is not cleared upon surprise removal of a device.</p> <p>0 = No device detected.</p> <p>1 = The presence of a device on Port 4 has been detected.</p>
11	<p><b>Port 3 Present (P3P)</b> — RO. The status of this bit may change at any time. This bit is cleared when the port is disabled using P3E. This bit is not cleared upon surprise removal of a device.</p> <p>0 = No device detected.</p> <p>1 = The presence of a device on Port 3 has been detected.</p>
10	<p><b>Port 2 Present (P2P)</b> — RO. The status of this bit may change at any time. This bit is cleared when the port is disabled using P2E. This bit is not cleared upon surprise removal of a device.</p> <p>0 = No device detected.</p> <p>1 = The presence of a device on Port 2 has been detected.</p>
9	<p><b>Port 1 Present (P1P)</b> — RO. The status of this bit may change at any time. This bit is cleared when the port is disabled using P1E. This bit is not cleared upon surprise removal of a device.</p> <p>0 = No device detected.</p> <p>1 = The presence of a device on Port 1 has been detected.</p>



Bits	Description
8	<b>Port 0 Present (P0P)</b> — RO. The status of this bit may change at any time. This bit is cleared when the port is disabled using P0E. This bit is not cleared upon surprise removal of a device. 0 = No device detected. 1 = The presence of a device on Port 0 has been detected.
7:6	Reserved
5	<b>Port 5 Enabled (P5E)</b> — R/W / RO. 0 = Disabled. The port is in the 'off' state and cannot detect any devices. 1 = Enabled. The port can transition between the on, partial, and slumber states and can detect devices. <b>Notes:</b> 1. This bit takes precedence over P5CMD.SUD (offset ABAR+398h:bit 1) 2. If MAP.SC is 0, SCC is 01h, MAP.SPD[5] is 1h, or set to a PCIe Port then this bit will be read only 0.
4	<b>Port 4 Enabled (P4E)</b> — R/W / RO. 0 = Disabled. The port is in the 'off' state and cannot detect any devices. 1 = Enabled. The port can transition between the on, partial, and slumber states and can detect devices. <b>Note:</b> 1. This bit takes precedence over P4CMD.SUD (offset ABAR+318h:bit 1) 2. If MAP.SC is 0, SCC is 01h, MAP.SPD[4] is 1h, or set to a PCIe Port then this bit will be read only 0.
3	<b>Port 3 Enabled (P3E)</b> — R/W / RO. 0 = Disabled. The port is in the 'off' state and cannot detect any devices. 1 = Enabled. The port can transition between the on, partial, and slumber states and can detect devices. <b>Note:</b> This bit takes precedence over P3CMD.SUD (offset ABAR+298h:bit 1). When MAP.SPD[3] is 1 this is reserved and is read-only 0.
2	<b>Port 2 Enabled (P2E)</b> — R/W / RO. 0 = Disabled. The port is in the 'off' state and cannot detect any devices. 1 = Enabled. The port can transition between the on, partial, and slumber states and can detect devices. <b>Note:</b> This bit takes precedence over P2CMD.SUD (offset ABAR+218h:bit 1). When MAP.SPD[2] is 1 this is reserved and is read-only 0.
1	<b>Port 1 Enabled (P1E)</b> — R/W / RO. 0 = Disabled. The port is in the 'off' state and cannot detect any devices. 1 = Enabled. The port can transition between the on, partial, and slumber states and can detect devices. <b>Note:</b> This bit takes precedence over P1CMD.SUD (offset ABAR+198h:bit 1). When MAP.SPD[1] is 1 this is reserved and is read-only 0.
0	<b>Port 0 Enabled (P0E)</b> — R/W / RO. 0 = Disabled. The port is in the 'off' state and cannot detect any devices. 1 = Enabled. The port can transition between the on, partial, and slumber states and can detect devices. <b>Note:</b> This bit takes precedence over P0CMD.SUD (offset ABAR+118h:bit 1). When MAP.SPD[0] is 1 this is reserved and is read-only 0.



### 13.1.36 SCLKCG—SATA Clock Gating Control Register

Address Offset: 94h–97h      Attribute: R/W  
 Default Value: 00000000h      Size: 32 bits

Bit	Description
31:30	Reserved
29:24	<p><b>Port Clock Disable (PCD)</b> — R/W.            0 = All clocks to the associated port logic will operate normally.            1 = The backbone clock driven to the associated port logic is gated and will not toggle.            Bit 29: Port 5            Bit 28: Port 4            Bit 27: Port 3            Bit 26: Port 2            Bit 25: Port 1            Bit 24: Port 0            If a port is not available, software shall set the corresponding bit to 1. Software can also set the corresponding bits to 1 on ports that are disabled.            Software cannot set the PCD [port x]=1 if the corresponding PCS.PxE=1 in either Dev31:Func2 or Dev31:Func5 (dual controller IDE mode) or AHCI GHC.PI[x] = "1".</p>
23:0	Reserved

### 13.1.37 SGC—SATA General Configuration Register

Address Offset: 9Ch–9Fh      Attribute: R/W, R/WO  
 Default Value: 00000000h      Size: 32 bits  
 Function Level Reset: No

Bit	Description
31	<p><b>Register Lock (REGLOCK)</b> — R/WO.            0 = Will not lock CAP.CAP_PTR, PID.NEXT, MSICI.NEXT, or SATACR0.NEXT            1 = Setting this bit will lock CAP.CAP_PTR, PID.NEXT, MSICI.NEXT, and SATACR0.NEXT. Once locked these register bits will become RO. BIOS is requested to program this field prior to IOS handoff.            This bit is not reset by a Function Level Reset.</p>
30:8	Reserved
7 (non-RAID Capable SKUs Only)	Reserved
7 (RAID Capable SKUs Only)	<p><b>Alternate ID Enable (AIE)</b> — R/WO.            0 = Clearing this bit when in RAID mode, the SATA Controller located at Device 31: Function 2 will report its Device ID as 2822h or 2826h for PCH. Clearing this bit is required for the Intel® Rapid Storage Technology driver (including the Microsoft* Windows Vista* OS and later in-box version of the driver) to load on the platform. Intel® Smart Response Technology also requires that the bit be cleared in order to be enabled on the platform.            1 = Setting this bit when in RAID mode, the SATA Controller located at Device 31: Function 2 will report its Device ID as called out in the table below for PCH. This setting will prevent the Intel Rapid Storage Technology driver (including the Microsoft Windows* OS in-box version of the driver) from loading on the platform. During the Microsoft Windows OS installation, the user will be required to "load" (formerly done by pressing the F6 button on the keyboard) the appropriate RAID storage driver that is enabled by this setting. This field is reset by PLTRST#. BIOS is required to reprogram the value of this bit after resuming from S3, S4 and S5.  <b>Note:</b> AIE=0 is reserved for RST, RSTe and Microsoft in-box drivers. For other drivers, AIE should be set to 1.</p>



Bit	Description
6	<b>Alternate ID Select (AIES)</b> – R/WO. BIOS must write to this bit field. If bit 7 = 0, then this bit will select the DID (shown below). If bit 7 = 1 then this bit has no effect of the DID. 0 = 2822h 1 = 2826h
5	<b>FLR Capability Selection (FLRCSEL)</b> – BIOS may write to this field.
4:1	Reserved
0	<b>SATA 4-port All Master Configuration Indicator (SATA4PMIND)</b> – RO. 0 = Normal configuration. 1 = Two IDE Controllers are implemented, each supporting two ports for a Primary Master and a Secondary Master. <b>Note:</b> BIOS must also make sure that corresponding port clocks are gated (using SCLKCG configuration register).

### 13.1.38 SIRI—SATA Initialization Registers Index

Address Offset: A0h Attribute: R/W  
 Default Value: 00h Size: 8 bits

Bit	Description
7:2	<b>Index (IDX)</b> – R/W. This field is a 6-bit index pointer into the SATA Indexed Register space. Data is written into and read from the SIRD register (D31:F2:A4h).
1:0	Reserved

### 13.1.39 SIRD—SATA Initialization Register Data

Address Offset: A4h Attribute: R/W  
 Default Value: XXXXXXXXh Size: 32 bits

Bit	Description
31:0	<b>Data (DTA)</b> – R/W. 32-bit data value that is written to the register pointed to by SIRI (D31:F2:A0h) or read from the register pointed to by SIRI.



### 13.1.40 SATACR0—SATA Capability Register 0 (SATA–D31:F2)

Address Offset: A8h–ABh                                    Attribute: RO, R/WO  
Default Value: 00010012h                                Size: 32 bits  
Function Level Reset: No (Bits 15:8 only)

**Note:** This register is read-only 0 when SCC is 01h.

Bit	Description
31:24	Reserved
23:20	<b>Major Revision (MAJREV)</b> — RO. Major revision number of the SATA Capability Pointer implemented.
19:16	<b>Minor Revision (MINREV)</b> — RO. Minor revision number of the SATA Capability Pointer implemented.
15:8	<b>Next Capability Pointer (NEXT)</b> — R/WO. Points to the next capability structure. These bits are not reset by Function Level Reset.
7:0	<b>Capability ID (CAP)</b> — RW. The value 00h indicates the final item in the SATA Capability List. <b>Note:</b> Refer to the SGC.REGLOCK description in order to lock the register to become RO.

### 13.1.41 SATACR1—SATA Capability Register 1 (SATA–D31:F2)

Address Offset: ACh–AFh                                    Attribute: RO  
Default Value: 00000048h                                Size: 32 bits

**Note:** This register is read-only 0 when SCC is 01h.

Bit	Description
31:16	Reserved
15:4	<b>BAR Offset (BAROFST)</b> — RO. Indicates the offset into the BAR where the Index/Data pair are located (in Dword granularity). The Index and Data I/O registers are located at offset 10h within the I/O space defined by LBAR. A value of 004h indicates offset 10h. 000h = 0h offset 001h = 4h offset 002h = 8h offset 003h = Bh offset 004h = 10h offset ... FFFh = 3FFFh offset (max 16KB)
3:0	<b>BAR Location (BARLOC)</b> — RO. Indicates the absolute PCI Configuration Register address of the BAR containing the Index/Data pair (in DWord granularity). The Index and Data I/O registers reside within the space defined by LBAR in the SATA controller. A value of 8h indicates offset 20h, which is LBAR. 0000 – 0011b = reserved 0100b = 10h => BAR0 0101b = 14h => BAR1 0110b = 18h => BAR2 0111b = 1Ch => BAR3 1000b = 20h => LBAR 1001b = 24h => BAR5 1010–1110b = reserved 1111b = Index/Data pair in PCI Configuration space. This is not supported in the PCH.



### 13.1.42 FLRCID—FLR Capability ID Register (SATA–D31:F2)

Address Offset: B0–B1h Attribute: RO  
 Default Value: 0000h Size: 16 bits

Bit	Description						
15:8	Next Capability Pointer — RO. 00h indicates the final item in the capability list.						
7:0	<p><b>Capability ID</b> — RO. The value of this field depends on the FLRCSSEL (D31:F2 SGC:bit 5) bit.</p> <table border="1"> <thead> <tr> <th>FLRCSSEL (D31:F2, SGC:bit 5) Value</th> <th>Capability ID Register Value</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>13h</td> </tr> <tr> <td>1b</td> <td>00h (Vendor Specific)</td> </tr> </tbody> </table>	FLRCSSEL (D31:F2, SGC:bit 5) Value	Capability ID Register Value	0b	13h	1b	00h (Vendor Specific)
FLRCSSEL (D31:F2, SGC:bit 5) Value	Capability ID Register Value						
0b	13h						
1b	00h (Vendor Specific)						

### 13.1.43 FLRCLV—FLR Capability Length and Version Register (SATA–D31:F2)

Address Offset: B2–B3h Attribute: RO, R/WO  
 Default Value: xx06h Size: 16 bits  
 Function Level Reset: No (Bit 9:8 Only when FLRCSSEL = 0)

When FLRCSSEL (D31:F2, SGC:bit 5) = 1, this register is RO.

Bit	Description
15:10	Reserved
9	<p><b>FLR Capability</b> — R/WO.            1 = Support for Function Level reset.            This bit is not reset by the Function Level Reset.</p>
8	<p><b>TXP Capability</b> — R/WO.            1 = Support for Transactions Pending (TXP) bit. TXP must be supported if FLR is supported.</p>
7:0	<p><b>Vendor-Specific Capability ID</b> — RO. This field indicates the number of bytes of this Vendor Specific capability as required by the PCI specification. It has the value of 06h for the FLR capability.</p>



### 13.1.44 FLRC—FLR Control Register (SATA–D31:F2)

Address Offset: B4–B5h Attribute: RO, R/W  
 Default Value: 0000h Size: 16 bits  
 When FLRCSSSEL (D31:F2, SGC:bit 5) = 1, this register is RO.

Bit	Description
15:9	Reserved
8	<b>Transactions Pending (TXP)</b> — RO. 0 = Controller has received all non-posted requests. 1 = Controller has issued non-posted requests which has not been completed.
7:1	Reserved
0	<b>Initiate FLR</b> — R/W. Used to initiate FLR transition. A write of 1 indicates FLR transition. Since hardware must not respond to any cycles till FLR completion the value read by software from this bit is 0.

### 13.1.45 ATC—APM Trapping Control Register (SATA–D31:F2)

Address Offset: C0h Attribute: R/W  
 Default Value: 00h Size: 8 bits  
 Function Level Reset: No

Bit	Description
7:4	Reserved
3	<b>Secondary Slave Trap (SST)</b> — R/W. Enables trapping and SMI# assertion on legacy I/O accesses to 170h–177h and 376h. The active device on the secondary interface must be device 1 for the trap and/or SMI# to occur.
2	<b>Secondary Master Trap (SPT)</b> — R/W. Enables trapping and SMI# assertion on legacy I/O accesses to 170h–177h and 376h. The active device on the secondary interface must be device 0 for the trap and/or SMI# to occur.
1	<b>Primary Slave Trap (PST)</b> — R/W. Enables trapping and SMI# assertion on legacy I/O accesses to 1F0h–1F7h and 3F6h. The active device on the primary interface must be device 1 for the trap and/or SMI# to occur.
0	<b>Primary Master Trap (PMT)</b> — R/W. Enables trapping and SMI# assertion on legacy I/O accesses to 1F0h–1F7h and 3F6h. The active device on the primary interface must be device 0 for the trap and/or SMI# to occur.

### 13.1.46 ATS—APM Trapping Status Register (SATA–D31:F2)

Address Offset: C4h Attribute: R/WC  
 Default Value: 00h Size: 8 bits  
 Function Level Reset: No

Bit	Description
7:4	Reserved
3	<b>Secondary Slave Trap (SST)</b> — R/WC. Indicates that a trap occurred to the secondary slave device.
2	<b>Secondary Master Trap (SPT)</b> — R/WC. Indicates that a trap occurred to the secondary master device.
1	<b>Primary Slave Trap (PST)</b> — R/WC. Indicates that a trap occurred to the primary slave device.
0	<b>Primary Master Trap (PMT)</b> — R/WC. Indicates that a trap occurred to the primary master device.





### 13.1.47 SP—Scratch Pad Register (SATA–D31:F2)

Address Offset: D0h Attribute: R/W  
 Default Value: 00000000h Size: 32 bits

Bit	Description
31:0	<b>Data (DT)</b> — R/W. This is a read/write register that is available for software to use. No hardware action is taken on this register.

### 13.1.48 BFCs—BIST FIS Control/Status Register (SATA–D31:F2)

Address Offset: E0h–E3h Attribute: R/W, R/WC  
 Default Value: 00000000h Size: 32 bits

Bits	Description
31:16	Reserved
15	<b>Port 5 BIST FIS Initiate (P5BFI)</b> — R/W. When a rising edge is detected on this bit field, the PCH initiates a BIST FIS to the device on Port 5, using the parameters specified in this register and the data specified in BFTD1 and BFTD2. The BIST FIS will only be initiated if a device on Port 5 is present and ready (not partial/slumber state). After a BIST FIS is successfully completed, software must disable and re-enable the port using the PxE bits at offset 92h prior to attempting additional BIST FISs or to return the PCH to a normal operational mode. If the BIST FIS fails to complete, as indicated by the BFF bit in the register, then software can clear then set the P5BFI bit to initiate another BIST FIS. This can be retried until the BIST FIS eventually completes successfully.
14	<b>Port 4 BIST FIS Initiate (P4BFI)</b> — R/W. When a rising edge is detected on this bit field, the PCH initiates a BIST FIS to the device on Port 4, using the parameters specified in this register and the data specified in BFTD1 and BFTD2. The BIST FIS will only be initiated if a device on Port 4 is present and ready (not partial/slumber state). After a BIST FIS is successfully completed, software must disable and re-enable the port using the PxE bits at offset 92h prior to attempting additional BIST FISs or to return the PCH to a normal operational mode. If the BIST FIS fails to complete, as indicated by the BFF bit in the register, then software can clear then set the P4BFI bit to initiate another BIST FIS. This can be retried until the BIST FIS eventually completes successfully.
13	<b>Port 3 BIST FIS Initiate (P3BFI)</b> — R/W. When a rising edge is detected on this bit field, the PCH initiates a BIST FIS to the device on Port 3, using the parameters specified in this register and the data specified in BFTD1 and BFTD2. The BIST FIS will only be initiated if a device on Port 3 is present and ready (not partial/slumber state). After a BIST FIS is successfully completed, software must disable and re-enable the port using the PxE bits at offset 92h prior to attempting additional BIST FISs or to return the PCH to a normal operational mode. If the BIST FIS fails to complete, as indicated by the BFF bit in the register, then software can clear then set the P3BFI bit to initiate another BIST FIS. This can be retried until the BIST FIS eventually completes successfully.
12	<b>Port 2 BIST FIS Initiate (P2BFI)</b> — R/W. When a rising edge is detected on this bit field, the PCH initiates a BIST FIS to the device on Port 2, using the parameters specified in this register and the data specified in BFTD1 and BFTD2. The BIST FIS will only be initiated if a device on Port 2 is present and ready (not partial/slumber state). After a BIST FIS is successfully completed, software must disable and re-enable the port using the PxE bits at offset 92h prior to attempting additional BIST FISes or to return the PCH to a normal operational mode. If the BIST FIS fails to complete, as indicated by the BFF bit in the register, then software can clear then set the P2BFI bit to initiate another BIST FIS. This can be retried until the BIST FIS eventually completes successfully.
11	<b>BIST FIS Successful (BFS)</b> — R/WC. 0 = Software clears this bit by writing a 1 to it. 1 = This bit is set any time a BIST FIS transmitted by PCH receives an R_OK completion status from the device. <b>Note:</b> This bit must be cleared by software prior to initiating a BIST FIS.
10	<b>BIST FIS Failed (BFF)</b> — R/WC. 0 = Software clears this bit by writing a 1 to it. 1 = This bit is set any time a BIST FIS transmitted by PCH receives an R_ERR completion status from the device. <b>Note:</b> This bit must be cleared by software prior to initiating a BIST FIS.



Bits	Description
9	<b>Port 1 BIST FIS Initiate (P1BFI)</b> — R/W. When a rising edge is detected on this bit field, the PCH initiates a BIST FIS to the device on Port 1, using the parameters specified in this register and the data specified in BFTD1 and BFTD2. The BIST FIS will only be initiated if a device on Port 1 is present and ready (not partial/slumber state). After a BIST FIS is successfully completed, software must disable and re-enable the port using the PxE bits at offset 92h prior to attempting additional BIST FISes or to return the PCH to a normal operational mode. If the BIST FIS fails to complete, as indicated by the BFF bit in the register, then software can clear then set the P1BFI bit to initiate another BIST FIS. This can be retried until the BIST FIS eventually completes successfully.
8	<b>Port 0 BIST FIS Initiate (P0BFI)</b> — R/W. When a rising edge is detected on this bit field, the PCH initiates a BIST FIS to the device on Port 0, using the parameters specified in this register and the data specified in BFTD1 and BFTD2. The BIST FIS will only be initiated if a device on Port 0 is present and ready (not partial/slumber state). After a BIST FIS is successfully completed, software must disable and re-enable the port using the PxE bits at offset 92h prior to attempting additional BIST FISes or to return the PCH to a normal operational mode. If the BIST FIS fails to complete, as indicated by the BFF bit in the register, then software can clear then set the P0BFI bit to initiate another BIST FIS. This can be retried until the BIST FIS eventually completes successfully.
7:2	<b>BIST FIS Parameters (BFP)</b> — R/W. These 6 bits form the contents of the upper 6 bits of the BIST FIS Pattern Definition in any BIST FIS transmitted by the PCH. This field is not port specific — its contents will be used for any BIST FIS initiated on port 0, port 1, port 2, or port 3. The specific bit definitions are: Bit 7: T – Far End Transmit mode Bit 6: A – Align Bypass mode Bit 5: S – Bypass Scrambling Bit 4: L – Far End Retimed Loopback Bit 3: F – Far End Analog Loopback Bit 2: P – Primitive bit for use with Transmit mode
1:0	Reserved

13.1.49 BFTD1—BIST FIS Transmit Data1 Register (SATA–D31:F2)

Address Offset: E4h–E7h Attribute: R/W  
Default Value: 00000000h Size: 32 bits

Bits	Description
31:0	<b>BIST FIS Transmit Data 1</b> — R/W. The data programmed into this register will form the contents of the second DWord of any BIST FIS initiated by the PCH. This register is not port specific—its contents will be used for BIST FIS initiated on any port. Although the 2nd and 3rd DWs of the BIST FIS are only meaningful when the "T" bit of the BIST FIS is set to indicate "Far-End Transmit mode", this register's contents will be transmitted as the BIST FIS 2nd DW regardless of whether or not the "T" bit is indicated in the BFCS register (D31:F2:E0h).

13.1.50 BFTD2—BIST FIS Transmit Data2 Register (SATA–D31:F2)

Address Offset: E8h–EBh Attribute: R/W  
Default Value: 00000000h Size: 32 bits

Bits	Description
31:0	<b>BIST FIS Transmit Data 2</b> — R/W. The data programmed into this register will form the contents of the third DWord of any BIST FIS initiated by the PCH. This register is not port specific—its contents will be used for BIST FIS initiated on any port. Although the 2nd and 3rd DWs of the BIST FIS are only meaningful when the "T" bit of the BIST FIS is set to indicate "Far-End Transmit mode", this register's contents will be transmitted as the BIST FIS 3rd DW regardless of whether or not the "T" bit is indicated in the BFCS register (D31:F2:E0h).



## 13.2 Bus Master IDE I/O Registers (D31:F2)

The bus master IDE function uses 16 bytes of I/O space, allocated using the BAR register, located in D31:F2 Configuration space, offset 20h. All bus master IDE I/O space registers can be accessed as byte, word, or DWord quantities. Reading reserved bits returns an indeterminate, inconsistent value, and writes to reserved bits have no affect (but should not be attempted). These registers are only used for legacy operation. Software must not use these registers when running AHCI. All I/O registers are reset by Function Level Reset. The register address I/O map is shown in [Table 13-2](#).

**Table 13-2. Bus Master IDE I/O Register Address Map**

BAR+Offset	Mnemonic	Register	Default	Attribute
00h	BMICP	Command Register Primary	00h	R/W
01h	—	Reserved	—	RO
02h	BMISP	Bus Master IDE Status Register Primary	00h	R/W, R/WC, RO
03h	—	Reserved	—	RO
04h–07h	BMIDP	Bus Master IDE Descriptor Table Pointer Primary	xxxxxxxh	R/W
08h	BMICS	Command Register Secondary	00h	R/W
09h	—	Reserved	—	RO
0Ah	BMISS	Bus Master IDE Status Register Secondary	00h	R/W, R/WC, RO
0Bh	—	Reserved	—	RO
0Ch–0Fh	BMIDS	Bus Master IDE Descriptor Table Pointer Secondary	xxxxxxxh	R/W
10h	AIR	AHCI Index Register	00000000h	R/W, RO
14h	AIDR	AHCI Index Data Register	xxxxxxxh	R/W

### 13.2.1 BMIC[P,S]—Bus Master IDE Command Register (D31:F2)

Address Offset: Primary: BAR + 00h      Attribute: R/W  
 Secondary: BAR + 08h  
 Default Value: 00h      Size: 8 bits

Bit	Description
7:4	Reserved. Returns 0.
3	<b>Read / Write Control (R/WC)</b> — R/W. This bit sets the direction of the bus master transfer. This bit must NOT be changed when the bus master function is active. 0 = Memory reads 1 = Memory writes
2:1	Reserved. Returns 0.



Bit	Description
0	<p><b>Start/Stop Bus Master (START)</b> — R/W.</p> <p>0 = All state information is lost when this bit is cleared. Master mode operation cannot be stopped and then resumed. If this bit is reset while bus master operation is still active (that is, the Bus Master IDE Active bit (D31:F2:BAR + 02h, bit 0) of the Bus Master IDE Status register for that IDE channel is set) and the drive has not yet finished its data transfer (the Interrupt bit in the Bus Master IDE Status register for that IDE channel is not set), the bus master command is said to be aborted and data transferred from the drive may be discarded instead of being written to system memory.</p> <p>1 = Enables bus master operation of the controller. Bus master operation does not actually start unless the Bus Master Enable bit (D31:F2:04h, bit 2) in PCI configuration space is also set. Bus master operation begins when this bit is detected changing from 0 to 1. The controller will transfer data between the IDE device and memory only when this bit is set. Master operation can be halted by writing a 0 to this bit.</p> <p><b>Note:</b> This bit is intended to be cleared by software after the data transfer is completed, as indicated by either the Bus Master IDE Active bit being cleared or the Interrupt bit of the Bus Master IDE Status register for that IDE channel being set, or both. Hardware does not clear this bit automatically. If this bit is cleared to 0 prior to the DMA data transfer being initiated by the drive in a device to memory data transfer, then the PCH will not send DMAT to terminate the data transfer. SW intervention (such as, sending SRST) is required to reset the interface in this condition.</p>

### 13.2.2 BMIS[P,S]—Bus Master IDE Status Register (D31:F2)

Address Offset: Primary: BAR + 02h      Attribute: R/W, R/WC, RO  
 Secondary: BAR + 0Ah  
 Default Value: 00h      Size: 8 bits

Bit	Description
7	<p><b>Simplex Only</b> — RO.</p> <p>0 = Both bus master channels (primary and secondary) can be operated independently and can be used at the same time.</p> <p>1 = Only one channel may be used at the same time.</p>
6	<p><b>Drive 1 DMA Capable</b> — R/W.</p> <p>0 = Not Capable.</p> <p>1 = Capable. Set by device dependent code (BIOS or device driver) to indicate that drive 1 for this channel is capable of DMA transfers, and that the controller has been initialized for optimum performance. The PCH does not use this bit. It is intended for systems that do not attach BMIDE to the PCI bus.</p>
5	<p><b>Drive 0 DMA Capable</b> — R/W.</p> <p>0 = Not Capable</p> <p>1 = Capable. Set by device dependent code (BIOS or device driver) to indicate that drive 0 for this channel is capable of DMA transfers, and that the controller has been initialized for optimum performance. The PCH does not use this bit. It is intended for systems that do not attach BMIDE to the PCI bus.</p>
4:3	Reserved. Returns 0.
2	<p><b>Interrupt</b> — R/WC.</p> <p>0 = Software clears this bit by writing a 1 to it.</p> <p>1 = Set when a device FIS is received with the 'Y' bit set, provided that software has not disabled interrupts using the IEN bit of the Device Control Register.</p>
1	<p><b>Error</b> — R/WC.</p> <p>0 = Software clears this bit by writing a 1 to it.</p> <p>1 = This bit is set when the controller encounters a target abort or master abort when transferring data on PCI.</p>
0	<p><b>Bus Master IDE Active (ACT)</b> — RO.</p> <p>0 = This bit is cleared by the PCH when the last transfer for a region is performed, where EOT for that region is set in the region descriptor. It is also cleared by the PCH when the Start Bus Master bit (D31:F2:BAR+ 00h, bit 0) is cleared in the Command register. When this bit is read as a 0, all data transferred from the drive during the previous bus master command is visible in system memory, unless the bus master command was aborted.</p> <p>1 = Set by the PCH when the Start bit is written to the Command register.</p>



### 13.2.3 BMID[P,S]—Bus Master IDE Descriptor Table Pointer Register (D31:F2)

Address Offset: Primary: BAR + 04h–07h Attribute: R/W  
 Secondary: BAR + 0Ch–0Fh  
 Default Value: All bits undefined Size: 32 bits

Bit	Description
31:2	<b>Address of Descriptor Table (ADDR)</b> — R/W. The bits in this field correspond to bits [31:2] of the memory location of the Physical Region Descriptor (PRD). The Descriptor Table must be Dword-aligned. The Descriptor Table must not cross a 64-K boundary in memory.
1:0	Reserved

### 13.2.4 AIR—AHCI Index Register (D31:F2)

Address Offset: Primary: BAR + 10h Attribute: R/W  
 Default Value: 00000000h Size: 32 bits

This register is available only when SCC is not 01h.

Bit	Description
31:11	Reserved
10:2	<b>Index (INDEX)</b> — R/W. This Index register is used to select the Dword offset of the Memory Mapped AHCI register to be accessed. A Dword, Word or Byte access is specified by the active byte enables of the I/O access to the Data register.
1:0	Reserved

### 13.2.5 AIDR—AHCI Index Data Register (D31:F2)

Address Offset: Primary: BAR + 14h Attribute: R/W  
 Default Value: All bits undefined Size: 32 bits

This register is available only when SCC is not 01h.

Bit	Description
31:0	<b>Data (DATA)</b> — R/W: This Data register is a “window” through which data is read or written to the AHCI memory mapped registers. A read or write to this Data register triggers a corresponding read or write to the memory mapped register pointed to by the Index register. The Index register must be setup prior to the read or write to this Data register. Note that a physical register is not actually implemented as the data is actually stored in the memory mapped registers. Since this is not a physical register, the “default” value is the same as the default value of the register pointed to by Index.



## 13.3 Serial ATA Index/Data Pair Superset Registers

All of these I/O registers are in the core well. They are exposed only when SCC is 01h (that is, IDE programming interface).

These are Index/Data Pair registers that are used to access the SerialATA superset registers (SerialATA Status (PxSSTS), SerialATA Control (PxSCTL) and SerialATA Error (PxSERR)). The I/O space for these registers is allocated through SIDPBA. Locations with offset from 08h to 0Fh are reserved for future expansion. Software-write operations to the reserved locations will have no effect while software-read operations to the reserved locations will return 0.

Offset	Mnemonic	Register
00h–03h	SINDEX	Serial ATA Index
04h–07h	SDATA	Serial ATA Data
08h–0Ch	—	Reserved
0Ch–0Fh	—	Reserved

### 13.3.1 SINDEX—Serial ATA Index Register (D31:F2)

Address Offset: SIDPBA + 00h  
Default Value: 00000000h

Attribute: R/W  
Size: 32 bits

Bit	Description
31:16	Reserved
15:8	<b>Port Index (PIDX)</b> —R/W. This Index field is used to specify the port of the SATA controller at which the port-specific SSTS, SCTL, and SERR registers are located. 00h = Primary Master (Port 0) 01h = Primary Slave (Port 2) 02h = Secondary Master (Port 1) 03h = Secondary Slave (Port 3) All other values are Reserved.
7:0	<b>Register Index (RIDX)</b> —R/W. This index field is used to specify one out of three registers currently being indexed into. These three registers are the Serial ATA superset SStatus, SControl and SError memory registers and are port specific, hence for this SATA controller, there are four sets of these registers. Refer to <a href="#">Section 13.4.2.10</a> , <a href="#">Section 13.4.2.11</a> , and <a href="#">Section 13.4.2.12</a> for definitions of the SStatus, SControl and SError registers. 00h = SSTS 01h = SCTL 02h = SERR All other values are Reserved.

### 13.3.2 SDATA—Serial ATA Data Register (D31:F2)

Address Offset: SIDPBA + 04h  
Default Value: 00000000h

Attribute: R/W  
Size: 32 bits

Bit	Description
31:0	<b>Data (DATA)</b> — R/W. This Data register is a "window" through which data is read or written to from the register pointed to by the Serial ATA Index (SINDEX) register above. Note that a physical register is not actually implemented as the data is actually stored in the memory mapped registers. Since this is not a physical register, the "default" value is the same as the default value of the register pointed to by SINDEX.RIDX field.



### 13.3.2.1 PxSSTS—Serial ATA Status Register (D31:F2)

Address Offset: Attribute: RO  
 Default Value: 00000000h Size: 32 bits

SDATA when SINDX.RIDX is 00h. This is a 32-bit register that conveys the current state of the interface and host. The PCH updates it continuously and asynchronously. When the PCH transmits a COMRESET to the device, this register is updated to its reset values.

Bit	Description										
31:12	Reserved										
11:8	<p><b>Interface Power Management (IPM)</b> — RO. Indicates the current interface state:</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Device not present or communication not established</td> </tr> <tr> <td>1h</td> <td>Interface in active state</td> </tr> <tr> <td>2h</td> <td>Interface in PARTIAL power management state</td> </tr> <tr> <td>6h</td> <td>Interface in SLUMBER power management state</td> </tr> </tbody> </table> <p>All other values reserved.</p>	Value	Description	0h	Device not present or communication not established	1h	Interface in active state	2h	Interface in PARTIAL power management state	6h	Interface in SLUMBER power management state
Value	Description										
0h	Device not present or communication not established										
1h	Interface in active state										
2h	Interface in PARTIAL power management state										
6h	Interface in SLUMBER power management state										
7:4	<p><b>Current Interface Speed (SPD)</b> — RO. Indicates the negotiated interface communication speed.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Device not present or communication not established</td> </tr> <tr> <td>1h</td> <td>Generation 1 communication rate negotiated</td> </tr> <tr> <td>2h</td> <td>Generation 2 communication rate negotiated</td> </tr> <tr> <td>3h</td> <td>Generation 3 communication rate negotiated</td> </tr> </tbody> </table> <p>All other values reserved            The PCH Supports Generation 1 communication rates (1.5 Gb/s), Gen 2 rates (3.0 Gb/s) and Gen 3 rates (6.0 Gb/s)</p>	Value	Description	0h	Device not present or communication not established	1h	Generation 1 communication rate negotiated	2h	Generation 2 communication rate negotiated	3h	Generation 3 communication rate negotiated
Value	Description										
0h	Device not present or communication not established										
1h	Generation 1 communication rate negotiated										
2h	Generation 2 communication rate negotiated										
3h	Generation 3 communication rate negotiated										
3:0	<p><b>Device Detection (DET)</b> — RO. Indicates the interface device detection and Phy state:</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>No device detected and Phy communication not established</td> </tr> <tr> <td>1h</td> <td>Device presence detected but Phy communication not established</td> </tr> <tr> <td>3h</td> <td>Device presence detected and Phy communication established</td> </tr> <tr> <td>4h</td> <td>Phy in offline mode as a result of the interface being disabled or running in a BIST loopback mode</td> </tr> </tbody> </table> <p>All other values reserved.</p>	Value	Description	0h	No device detected and Phy communication not established	1h	Device presence detected but Phy communication not established	3h	Device presence detected and Phy communication established	4h	Phy in offline mode as a result of the interface being disabled or running in a BIST loopback mode
Value	Description										
0h	No device detected and Phy communication not established										
1h	Device presence detected but Phy communication not established										
3h	Device presence detected and Phy communication established										
4h	Phy in offline mode as a result of the interface being disabled or running in a BIST loopback mode										

### 13.3.2.2 PxSCTL—Serial ATA Control Register (D31:F2)

Address Offset: Attribute: R/W, RO  
 Default Value: 00000000h Size: 32 bits

SDATA when SINDX.RIDX is 01h. This is a 32-bit read-write register by which software controls SATA capabilities. Writes to the SControl register result in an action being taken by the PCH or the interface. Reads from the register return the last value written to it.

Bit	Description
31:20	Reserved



Bit	Description										
19:16	<b>Port Multiplier Port (PMP)</b> — R/W. This field is not used by AHCI.										
15:12	<b>Select Power Management (SPM)</b> — R/W. This field is not used by AHCI.										
11:8	<p><b>Interface Power Management Transitions Allowed (IPM)</b> — R/W. Indicates which power states the PCH is allowed to transition to:</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>No interface restrictions</td> </tr> <tr> <td>1h</td> <td>Transitions to the PARTIAL state disabled</td> </tr> <tr> <td>2h</td> <td>Transitions to the SLUMBER state disabled</td> </tr> <tr> <td>3h</td> <td>Transitions to both PARTIAL and SLUMBER states disabled</td> </tr> </tbody> </table> <p>All other values reserved</p>	Value	Description	0h	No interface restrictions	1h	Transitions to the PARTIAL state disabled	2h	Transitions to the SLUMBER state disabled	3h	Transitions to both PARTIAL and SLUMBER states disabled
Value	Description										
0h	No interface restrictions										
1h	Transitions to the PARTIAL state disabled										
2h	Transitions to the SLUMBER state disabled										
3h	Transitions to both PARTIAL and SLUMBER states disabled										
7:4	<p><b>Speed Allowed (SPD)</b> — R/W. Indicates the highest allowable speed of the interface. This speed is limited by the CAP.ISS (ABAR+00h:bit 23:20) field.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>No speed negotiation restrictions</td> </tr> <tr> <td>1h</td> <td>Limit speed negotiation to Generation 1 communication rate</td> </tr> <tr> <td>2h</td> <td>Limit speed negotiation to Generation 2 communication rate</td> </tr> <tr> <td>3h</td> <td>Limit speed negotiation to Generation 3 communication rate</td> </tr> </tbody> </table> <p>All other values reserved. The PCH Supports Generation 1 communication rates (1.5 Gb/s), Gen 2 rates (3.0 Gb/s) and Gen 3 rates (6.0Gb/s)</p>	Value	Description	0h	No speed negotiation restrictions	1h	Limit speed negotiation to Generation 1 communication rate	2h	Limit speed negotiation to Generation 2 communication rate	3h	Limit speed negotiation to Generation 3 communication rate
Value	Description										
0h	No speed negotiation restrictions										
1h	Limit speed negotiation to Generation 1 communication rate										
2h	Limit speed negotiation to Generation 2 communication rate										
3h	Limit speed negotiation to Generation 3 communication rate										
3:0	<p><b>Device Detection Initialization (DET)</b> — R/W. Controls the PCH’s device detection and interface initialization.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>No device detection or initialization action requested</td> </tr> <tr> <td>1h</td> <td>Perform interface communication initialization sequence to establish communication. This is functionally equivalent to a hard reset and results in the interface being reset and communications re-initialized</td> </tr> <tr> <td>4h</td> <td>Disable the Serial ATA interface and put Phy in offline mode</td> </tr> </tbody> </table> <p>All other values reserved. When this field is written to a 1h, the PCH initiates COMRESET and starts the initialization process. When the initialization is complete, this field shall remain 1h until set to another value by software. This field may only be changed to 1h or 4h when PxCMD.ST is 0. Changing this field while the PCH is running results in undefined behavior.</p>	Value	Description	0h	No device detection or initialization action requested	1h	Perform interface communication initialization sequence to establish communication. This is functionally equivalent to a hard reset and results in the interface being reset and communications re-initialized	4h	Disable the Serial ATA interface and put Phy in offline mode		
Value	Description										
0h	No device detection or initialization action requested										
1h	Perform interface communication initialization sequence to establish communication. This is functionally equivalent to a hard reset and results in the interface being reset and communications re-initialized										
4h	Disable the Serial ATA interface and put Phy in offline mode										





### 13.3.2.3 PxSERR—Serial ATA Error Register (D31:F2)

Address Offset:	Attribute:	R/WC
Default Value: 00000000h	Size:	32 bits

SDATA when SINDx.RIDX is 02h. Bits 26:16 of this register contains diagnostic error information for use by diagnostic software in validating correct operation or isolating failure modes. Bits 11:0 contain error information used by host software in determining the appropriate response to the error condition. If one or more of bits 11:8 of this register are set, the controller will stop the current transfer.

Bit	Description
31:27	Reserved
26	<b>Exchanged (X)</b> — R/W. When set to one, this bit indicates that a change in device presence has been detected since the last time this bit was cleared. This bit shall always be set to 1 anytime a COMINIT signal is received. This bit is reflected in the P0IS.PCS bit.
25	<b>Unrecognized FIS Type (F)</b> — R/W. Indicates that one or more FISs were received by the Transport layer with good CRC, but had a type field that was not recognized.
24	<b>Transport state transition error (T)</b> — R/W. Indicates that an error has occurred in the transition from one state to another within the Transport layer since the last time this bit was cleared.
23	<b>Link Sequence Error (S)</b> — R/W. Indicates that one or more Link state machine error conditions was encountered. The Link Layer state machine defines the conditions under which the link layer detects an erroneous transition.
22	<b>Handshake (H)</b> — R/W. Indicates that one or more R_ERR handshake response was received in response to frame transmission. Such errors may be the result of a CRC error detected by the recipient, a disparity or 8b/10b decoding error, or other error condition leading to a negative handshake on a transmitted frame.
21	<b>CRC Error (C)</b> — R/W. Indicates that one or more CRC errors occurred with the Link Layer.
20	<b>Disparity Error (D)</b> — R/W. This field is not used by AHCI.
19	<b>10b to 8b Decode Error (B)</b> — R/W. Indicates that one or more 10b to 8b decoding errors occurred.
18	<b>Comm Wake (W)</b> — R/W. Indicates that a Comm Wake signal was detected by the Phy.
17	<b>Phy Internal Error (I)</b> — R/W. Indicates that the Phy detected some internal error.
16	<b>PhyRdy Change (N)</b> — R/W. When set to 1, this bit indicates that the internal PhyRdy signal changed state since the last time this bit was cleared. In the PCH, this bit will be set when PhyRdy changes from a 0 -> 1 or a 1 -> 0. The state of this bit is then reflected in the PxIS.PRCS interrupt status bit and an interrupt will be generated if enabled. Software clears this bit by writing a 1 to it.
15:12	Reserved
11	<b>Internal Error (E)</b> — R/W. The SATA controller failed due to a master or target abort when attempting to access system memory.
10	<b>Protocol Error (P)</b> — R/W. A violation of the Serial ATA protocol was detected. Note: The PCH does not set this bit for all protocol violations that may occur on the SATA link.
9	<b>Persistent Communication or Data Integrity Error (C)</b> — R/W. A communication error that was not recovered occurred that is expected to be persistent. Persistent communications errors may arise from faulty interconnect with the device, from a device that has been removed or has failed, or a number of other causes.
8	<b>Transient Data Integrity Error (T)</b> — R/W. A data integrity error occurred that was not recovered by the interface.
7:2	Reserved
1	<b>Recovered Communications Error (M)</b> — R/W. Communications between the device and host was temporarily lost but was re-established. This can arise from a device temporarily being removed, from a temporary loss of Phy synchronization, or from other causes and may be derived from the PhyNRdy signal between the Phy and Link layers.
0	<b>Recovered Data Integrity Error (I)</b> — R/W. A data integrity error occurred that was recovered by the interface through a retry operation or other recovery action.



## 13.4 AHCI Registers (D31:F2)

**Note:** These registers are AHCI-specific and available when the PCH is properly configured. The Serial ATA Status, Control, and Error registers are special exceptions and may be accessed on all PCH components if properly configured; see [Section 13.3](#) for details.

The memory mapped registers within the SATA controller exist in non-cacheable memory space. Additionally, locked accesses are not supported. If software attempts to perform locked transactions to the registers, indeterminate results may occur. Register accesses shall have a maximum size of 64-bits; 64-bit access must not cross an 8-byte alignment boundary. All memory registers are reset by Function Level Reset unless specified otherwise.

The registers are broken into two sections – generic host control and port control. The port control registers are the same for all ports, and there are as many registers banks as there are ports.

**Table 13-3. AHCI Register Address Map**

ABAR + Offset	Mnemonic	Register
00–1Fh	GHC	Generic Host Control
20h–FFh	—	Reserved
100h–17Fh	P0PCR	Port 0 port control registers
180h–1FFh	P1PCR	Port 1 port control registers
200h–27Fh	P2PCR	Port 2 port control registers
280h–2FFh	P3PCR	Port 3 port control registers
300h–37Fh	P4PCR	Port 4 port control registers
380h–3FFh	P5PCR	Port 5 port control registers

### 13.4.1 AHCI Generic Host Control Registers (D31:F2)

**Table 13-4. Generic Host Controller Register Address Map**

ABAR + Offset	Mnemonic	Register	Default	Attribute
00h–03h	CAP	Host Capabilities	FF22FFC2h	R/WO, RO
04h–07h	GHC	Global PCH Control	00000000h	R/W, RO
08h–0Bh	IS	Interrupt Status	00000000h	R/WC
0Ch–0Fh	PI	Ports Implemented	00000000h	R/WO, RO
10h–13h	VS	AHCI Version	00010300h	RO
1Ch–1Fh	EM_LOC	Enclosure Management Location	01600002h	RO
20h–23h	EM_CTRL	Enclosure Management Control	07010000h	R/W, R/WO, RO
24h–27h	CAP2	HBA Capabilities Extended	00000004h	RO
A0h–A3h	VSP	Vendor Specific	00000001h	RO, R/WO
C8h–C9h	RSTF	Intel RSTe Feature Capabilities	003Fh	R/WO



### 13.4.1.1 CAP—Host Capabilities Register (D31:F2)

Address Offset: ABAR + 00h–03h      Attribute: R/WO, RO  
 Default Value: FF22FFC2h      Size: 32 bits  
 Function Level Reset: No

All bits in this register that are R/WO are reset only by PLTRST#.

Bit	Description
31	<b>Supports 64-bit Addressing (S64A)</b> — RO. Indicates that the SATA controller can access 64-bit data structures. The 32-bit upper bits of the port DMA Descriptor, the PRD Base, and each PRD entry are read/write.
30	<b>Supports Command Queue Acceleration (SCQA)</b> — R/WO. When set to 1, indicates that the SATA controller supports SATA command queuing using the DMA Setup FIS. The PCH handles DMA Setup FISes natively, and can handle auto-activate optimization through that FIS.
29	<b>Supports SNotification Register (SSNTF)</b> — R/WO. The PCH SATA Controller does not support the SNotification register. BIOS must write a 0 to this field.
28	<b>Supports Mechanical Presence Switch (SMPS)</b> — R/WO. When set to 1, indicates whether the SATA controller supports mechanical presence switches on its ports for use in Hot Plug operations. This value is loaded by platform BIOS prior to OS initialization. If this bit is set, BIOS must also map the SATAGP pins to the SATA controller through GPIO space.
27	<b>Supports Staggered Spin-up (SSS)</b> — R/WO. Indicates whether the SATA controller supports staggered spin-up on its ports, for use in balancing power spikes. This value is loaded by platform BIOS prior to OS initialization. 0 = Staggered spin-up not supported. 1 = Staggered spin-up supported.
26	<b>Supports Aggressive Link Power Management (SALP)</b> — R/WO. 0 = Software shall treat the PxCMD.ALPE and PxCMD.ASP bits as reserved. 1 = The SATA controller supports auto-generating link requests to the partial or slumber states when there are no commands to process.
25	<b>Supports Activity LED (SAL)</b> — RO. Indicates that the SATA controller supports a single output pin (SATALED#) which indicates activity.
24	<b>Supports Command List Override (SCLO)</b> — R/WO. When set to 1, indicates that the Controller supports the PxCMD.CLO bit and its associated function. When cleared to 0, the Controller is not capable of clearing the BSY and DRQ bits in the Status register in order to issue a software reset if these bits are still set from a previous operation.
23:20	<b>Interface Speed Support (ISS)</b> — R/WO. Indicates the maximum speed the SATA controller can support on its ports. 1h = 1.5 Gb/s; 2h = 3 Gb/s; 3h = 6 Gb/s The default of this field is dependent upon the supporting speed of PCH. If at least one PCH SATA port supports 6 Gb/s, the default will be 3h. If no PCH SATA ports support 6 Gb/s, then the default will be 2h and writes of 3h will be ignored by the PCH.
19	<b>Supports Non-Zero DMA Offsets (SNZO)</b> — RO. Reserved, as per the AHCI Revision 1.3 specification.
18	<b>Supports AHCI Mode Only (SAM)</b> — RO. The SATA controller may optionally support AHCI access mechanism only. 0 = SATA controller supports both IDE and AHCI Modes 1 = SATA controller supports AHCI Mode Only
17:16	Reserved
15	<b>PIO Multiple DRQ Block (PMD)</b> — RO. Hardwired to 1. The SATA controller supports PIO Multiple DRQ Command Block
14	<b>Slumber State Capable (SSC)</b> — R/WO. When set to 1, the SATA controller supports the slumber state.
13	<b>Partial State Capable (PSC)</b> — R/WO. When set to 1, the SATA controller supports the partial state.
12:8	<b>Number of Command Slots (NCS)</b> — RO. Hardwired to 1Fh to indicate support for 32 slots.



Bit	Description
7	<b>Command Completion Coalescing Supported (CCCS)</b> — R/WO. 0 = Command Completion Coalescing Not Supported 1 = Command Completion Coalescing Supported
6	<b>Enclosure Management Supported (EMS)</b> — R/WO. 0 = Enclosure Management Not Supported 1 = Enclosure Management Supported
5	<b>Supports External SATA (SXS)</b> — R/WO. 0 = External SATA is not supported on any ports 1 = External SATA is supported on one or more ports When set, SW can examine each SATA port's Command Register (PxCMD) to determine which port is routed externally.
4:0	<b>Number of Ports (NPS)</b> — RO. Indicates number of supported ports. Note that the number of ports indicated in this field may be more than the number of ports indicated in the PI (ABAR + 0Ch) register. Field value dependent on number of ports available.

### 13.4.1.2 GHC—Global PCH Control Register (D31:F2)

Address Offset: ABAR + 04h–07h      Attribute: R/W, RO  
 Default Value: 00000000h      Size: 32 bits

Bit	Description
31	<b>AHCI Enable (AE)</b> — R/W. When set, this bit indicates that an AHCI driver is loaded and the controller will be talked to using AHCI mechanisms. This can be used by a PCH that supports both legacy mechanisms (such as SFF-8038i) and AHCI to know when the controller will not be talked to as legacy. 0 = Software will communicate with the PCH using legacy mechanisms. 1 = Software will communicate with the PCH using AHCI. The PCH will not have to allow command processing using both AHCI and legacy mechanisms. Software shall set this bit to 1 before accessing other AHCI registers.
30:3	Reserved
2	<b>MSI Revert to Single Message (MRSM)</b> — RO. When set to 1 by hardware, this bit indicates that the host controller requested more than one MSI vector but has reverted to using the first vector only. When this bit is cleared to 0, the Controller has not reverted to single MSI mode (that is, hardware is already in single MSI mode, software has allocated the number of messages requested, or hardware is sharing interrupt vectors if MC.MME < MC.MMC). "MC.MSIE = 1 (MSI is enabled) "MC.MMC > 0 (multiple messages requested) "MC.MME > 0 (more than one message allocated) "MC.MME!= MC.MMC (messages allocated not equal to number requested) When this bit is set to 1, single MSI mode operation is in use and software is responsible for clearing bits in the IS register to clear interrupts. This bit shall be cleared to 0 by hardware when any of the four conditions stated is false. This bit is also cleared to 0 when MC.MSIE = 1 and MC.MME = 0h. In this case, the hardware has been programmed to use single MSI mode, and is not "reverting" to that mode. For PCH, the Controller shall always revert to single MSI mode when the number of vectors allocated by the host is less than the number requested. This bit is ignored when GHC.HR = 1.
1	<b>Interrupt Enable (IE)</b> — R/W. This global bit enables interrupts from the PCH. 0 = All interrupt sources from all ports are disabled. 1 = Interrupts are allowed from the AHCI controller.
0	<b>Controller Reset (HR)</b> — R/W. Resets the PCH AHCI controller. 0 = No effect 1 = When set by software, this bit causes an internal reset of the PCH AHCI controller. All state machines that relate to data transfers and queuing return to an idle condition, and all ports are re-initialized using COMRESET. <b>Note:</b> For further details, consult Section 10.4.3 of the Serial ATA Advanced Host Controller Interface Specification Revision 1.3.



### 13.4.1.3 IS—Interrupt Status Register (D31:F2)

Address Offset: ABAR + 08h–0Bh      Attribute: R/WC  
 Default Value: 00000000h      Size: 32 bits

This register indicates which of the ports within the controller have an interrupt pending and require service.

Bit	Description
31:6	Reserved. Returns 0.
5	<b>Interrupt Pending Status Port[5] (IPS[5])</b> – R/WC. 0 = No interrupt pending. 1 = Port 5 has an interrupt pending. Software can use this information to determine which ports require service after an interrupt.
4	<b>Interrupt Pending Status Port[4] (IPS[4])</b> – R/WC. 0 = No interrupt pending. 1 = Port 4 has an interrupt pending. Software can use this information to determine which ports require service after an interrupt.
3	<b>Interrupt Pending Status Port[3] (IPS[3])</b> – R/WC. 0 = No interrupt pending. 1 = Port 3 has an interrupt pending. Software can use this information to determine which ports require service after an interrupt.
2	<b>Interrupt Pending Status Port[2] (IPS[2])</b> – R/WC. 0 = No interrupt pending. 1 = Port 2 has an interrupt pending. Software can use this information to determine which ports require service after an interrupt.
1	<b>Interrupt Pending Status Port[1] (IPS[1])</b> – R/WC. 0 = No interrupt pending. 1 = Port 1 has an interrupt pending. Software can use this information to determine which ports require service after an interrupt.
0	<b>Interrupt Pending Status Port[0] (IPS[0])</b> – R/WC. 0 = No interrupt pending. 1 = Port 0 has an interrupt pending. Software can use this information to determine which ports require service after an interrupt.

**13.4.1.4 PI—Ports Implemented Register (D31:F2)**

Address Offset: ABAR + 0Ch–0Fh                      Attribute:                      R/WO, RO  
 Default Value: 00000000h                      Size:                      32 bits  
 Function Level Reset: No

This register indicates which ports are exposed to the PCH. It is loaded by platform BIOS. It indicates which ports that the device supports are available for software to use. For ports that are not available, software must not read or write to registers within that port. After BIOS issues initial write to this register, BIOS is requested to issue two reads to this register. If BIOS accesses any of the port specific AHCI address range before setting PI bit, BIOS is required to read the PI register before the initial write to the PI register.

Bit	Description
31:6	Reserved. Returns 0.
5	<b>Ports Implemented Port 5 (PI5)</b> — R/WO. 0 = The port is not implemented. 1 = The port is implemented. This bit is read-only 0 if this is a PCIe Port, MAP.SC = 0 or SCC = 01h.
4	<b>Ports Implemented Port 4 (PI4)</b> — R/WO. 0 = The port is not implemented. 1 = The port is implemented. This bit is read-only 0 if this is a PCIe Port, MAP.SC = 0 or SCC = 01h.
3	<b>Ports Implemented Port 3 (PI3)</b> — R/WO. 0 = The port is not implemented. 1 = The port is implemented.
2	<b>Ports Implemented Port 2 (PI2)</b> — R/WO. 0 = The port is not implemented. 1 = The port is implemented.
1	<b>Ports Implemented Port 1 (PI1)</b> — R/WO. 0 = The port is not implemented. 1 = The port is implemented.
0	<b>Ports Implemented Port 0 (PI0)</b> — R/WO. 0 = The port is not implemented. 1 = The port is implemented.

**13.4.1.5 VS—AHCI Version Register (D31:F2)**

Address Offset: ABAR + 10h–13h                      Attribute:                      RO  
 Default Value: 00010300h                      Size:                      32 bits

This register indicates the major and minor version of the AHCI specification. It is BCD encoded. The upper two bytes represent the major version number, and the lower two bytes represent the minor version number. Example: Version 3.12 would be represented as 00030102h. The current version of the specification is 1.30 (00010300h).

Bit	Description
31:16	<b>Major Version Number (MJR)</b> — RO. Indicates the major version is 1
15:0	<b>Minor Version Number (MNR)</b> — RO. Indicates the minor version is 30.



### 13.4.1.6 EM\_LOC—Enclosure Management Location Register (D31:F2)

Address Offset: ABAR + 1Ch–1Fh                      Attribute:                      RO  
 Default Value: 01600002h                      Size:                      32 bits

This register identifies the location and size of the enclosure management message buffer. This register is reserved if enclosure management is not supported (that is, CAP.EMS = 0).

Bit	Description
31:16	<b>Offset (OFST)</b> — RO. The offset of the message buffer in Dwords from the beginning of the ABAR.
15:0	<b>Buffer Size (SZ)</b> — RO. Specifies the size of the transmit message buffer area in Dwords. The PCH SATA controller only supports transmit buffer. A value of 0 is invalid.

### 13.4.1.7 EM\_CTRL—Enclosure Management Control Register (D31:F2)

Address Offset: ABAR + 20h–23h                      Attribute:                      R/W, R/WO, RO  
 Default Value: 07010000h                      Size:                      32 bits

This register is used to control and obtain status for the enclosure management interface. This register includes information on the attributes of the implementation, enclosure management messages supported, the status of the interface, whether any message are pending, and is used to initiate sending messages. This register is reserved if enclosure management is not supported (CAP\_EMS = 0).

Bit	Description
31:27	Reserved
26	<b>Activity LED Hardware Driven (ATTR.ALHD)</b> — R/WO. 1 = The SATA controller drives the activity LED for the LED message type in hardware and does not utilize software for this LED. The host controller does not begin transmitting the hardware based activity signal until after software has written CTL.TM=1 after a reset condition.
25	<b>Transmit Only (ATTR.XMT)</b> — RO. 0 = The SATA controller supports transmitting and receiving messages. 1 = The SATA controller only supports transmitting messages and does not support receiving messages.
24	<b>Single Message Buffer (ATTR.SMB)</b> — RO. 0 = There are separate receive and transmit buffers such that unsolicited messages could be supported. 1 = The SATA controller has one message buffer that is shared for messages to transmit and messages received. Unsolicited receive messages are not supported and it is software's responsibility to manage access to this buffer.
23:20	Reserved
19	<b>SGPIO Enclosure Management Messages (SUPP.SGPIO)</b> — RO. 1 = The SATA controller supports the SGPIO register interface message type.
18	<b>SES-2 Enclosure Management Messages (SUPP.SES2)</b> — RO. 1 = The SATA controller supports the SES-2 message type.
17	<b>SAF-TE Enclosure Management Messages (SUPP.SAFTE)</b> — RO. 1 = The SATA controller supports the SAF-TE message type.
16	<b>LED Message Types (SUPP.LED)</b> — RO. 1 = The SATA controller supports the LED message type.
15:10	Reserved
9	<b>Reset (RST)</b> — R/W. 0 = A write of 0 to this bit by software will have no effect. 1 = When set by software, The SATA controller resets all enclosure management message logic and takes all appropriate reset actions to ensure messages can be transmitted / received after the reset. After the SATA controller completes the reset operation, the SATA controller sets the value to 0.



Bit	Description
8	<b>Transmit Message (CTL.TM)</b> — R/W. 0 = A write of 0 to this bit by software will have no effect. 1 = When set by software, The SATA controller transmits the message contained in the message buffer. When the message is completely sent, the SATA controller sets the value to 0. Software must not change the contents of the message buffer while CTL.TM is set to 1.
7:1	Reserved
0	<b>Message Received (STS.MR)</b> — RO. Message Received is not supported in the PCH.

### 13.4.1.8 CAP2—HBA Capabilities Extended Register

Address Offset: ABAR + 24h–27h      Attribute: RO  
 Default Value: 00000004h      Size: 32 bits  
 Function Level Reset: No

Bit	Description
31:3	Reserved
2	<b>Automatic Partial to Slumber Transitions (APST)</b> — RO. 0 = Not supported 1 = Supported
1:0	Reserved

### 13.4.1.9 VSP—Vendor Specific Register

Address Offset: ABAR + A0h–A3h      Attribute: RO  
 Default Value: 00000000h      Size: 32 bits

Bit	Description
31:0	Reserved

### 13.4.1.10 RSTF—Intel RST Feature Capabilities Register

Address Offset: ABAR + C8h–C9h      Attribute: R/WO  
 Default Value: 003Fh      Size: 16 bits  
 Function Level Reset: No

No hardware action is taken on this register. This register is needed for the Intel® Rapid Storage Technology Enterprise software. These bits are set by BIOS to request the feature from the appropriate Intel Rapid Storage Technology Enterprise software.

Bit	Description
15:12	Reserved
11:10	<b>OROM UI Normal Delay (OUD)</b> — R/WO. The values of these bits specify the delay of the OROM UI Splash Screen in a normal status. 00 = 2 Seconds (Default) 01 = 4 Seconds 10 = 6 Seconds 11 = 8 Seconds If bit 5 = 0b these values will be disregarded.
9	<b>Intel® Smart Response Technology Enable Request (SREQ)</b> — R/WO. Indicates the requested status of the Intel Smart Response Technology support. 0 = Disabled 1 = Enabled





Bit	Description
8	<b>Intel® RRT Only on eSATA (ROES)</b> — R/WO. Indicates the request that only Intel® Rapid Recovery Technology (RRT) volumes can span internal and external SATA (eSATA). If not set, any RAID volume can span internal and external SATA. 0 = Disabled 1 = Enabled
7	<b>LED Locate (LEDL)</b> — R/WO. Indicates the request that the LED/SGPIO hardware is attached and ping to locate feature is enabled in the OS. 0 = Disabled 1 = Enabled
6	<b>HDD Unlock (HDDLK)</b> — R/WO. Indicates the requested status of HDD password unlock in the OS. 0 = Disabled 1 = Enabled
5	<b>Intel RST OROM UI (RSTOROMUI)</b> — R/WO. Indicates the requested status of the Intel® RST OROM UI display. 0 = The Intel RST OROM UI and banner are not displayed if all disks and RAID volumes have a normal status. 1 = The Intel RST OROM UI is displayed during each boot.
4	<b>Intel® RRT Enable (RSTE)</b> — R/WO. Indicates the requested status of the Intel® Rapid Recovery Technology support. 0 = Disabled 1 = Enabled
3	<b>RAID 5 Enable (R5E)</b> — R/WO. Indicates the requested status of RAID 5 support. 0 = Disabled 1 = Enabled
2	<b>RAID 10 Enable (R10E)</b> — R/WO. Indicates the requested status of RAID 10 support. 0 = Disabled 1 = Enabled
1	<b>RAID 1 Enable (R1E)</b> — R/WO. Indicates the requested status of RAID 1 support. 0 = Disabled 1 = Enabled
0	<b>RAID 0 Enable (R0E)</b> — R/WO. Indicates the requested status of RAID 0 support. 0 = Disabled 1 = Enabled



### 13.4.2 Port Registers (D31:F2)

Ports not available will result in the corresponding Port DMA register space being reserved. The controller shall ignore writes to the reserved space on write cycles and shall return 0 on read cycle accesses to the reserved location.

**Table 13-5. Port [5:0] DMA Register Address Map (Sheet 1 of 3)**

ABAR + Offset	Mnemonic	Register
100h–103h	P0CLB	Port 0 Command List Base Address
104h–107h	P0CLBU	Port 0 Command List Base Address Upper 32-Bits
108h–10Bh	P0FB	Port 0 FIS Base Address
10Ch–10Fh	P0FBU	Port 0 FIS Base Address Upper 32-Bits
110h–113h	P0IS	Port 0 Interrupt Status
114h–117h	P0IE	Port 0 Interrupt Enable
118h–11Bh	P0CMD	Port 0 Command
11Ch–11Fh	—	Reserved
120h–123h	P0TFD	Port 0 Task File Data
124h–127h	P0SIG	Port 0 Signature
128h–12Bh	P0SSTS	Port 0 Serial ATA Status
12Ch–12Fh	P0SCTL	Port 0 Serial ATA Control
130h–133h	P0SERR	Port 0 Serial ATA Error
134h–137h	P0SACT	Port 0 Serial ATA Active
138h–13Bh	P0CI	Port 0 Command Issue
13Ch–17Fh	—	Reserved
180h–183h	P1CLB	Port 1 Command List Base Address
184h–187h	P1CLBU	Port 1 Command List Base Address Upper 32-Bits
188h–18Bh	P1FB	Port 1 FIS Base Address
18Ch–18Fh	P1FBU	Port 1 FIS Base Address Upper 32-Bits
190h–193h	P1IS	Port 1 Interrupt Status
194h–197h	P1IE	Port 1 Interrupt Enable
198h–19Bh	P1CMD	Port 1 Command
19Ch–19Fh	—	Reserved
1A0h–1A3h	P1TFD	Port 1 Task File Data
1A4h–1A7h	P1SIG	Port 1 Signature
1A8h–1ABh	P1SSTS	Port 1 Serial ATA Status
1ACh–1AFh	P1SCTL	Port 1 Serial ATA Control
1B0h–1B3h	P1SERR	Port 1 Serial ATA Error
1B4h–1B7h	P1SACT	Port 1 Serial ATA Active
1B8h–1BBh	P1CI	Port 1 Command Issue
1BCh–1FFh	—	Reserved
200h–27Fh	—	Registers may be Reserved depending on if port is available.
200h–203h	P2CLB	Port 2 Command List Base Address
204h–207h	P2CLBU	Port 2 Command List Base Address Upper 32-Bits
208h–20Bh	P2FB	Port 2 FIS Base Address



Table 13-5. Port [5:0] DMA Register Address Map (Sheet 2 of 3)

ABAR + Offset	Mnemonic	Register
20Ch–20Fh	P2FBU	Port 2 FIS Base Address Upper 32-Bits
210h–213h	P2IS	Port 2 Interrupt Status
214h–217h	P2IE	Port 2 Interrupt Enable
218h–21Bh	P2CMD	Port 2 Command
21Ch–21Fh	—	Reserved
220h–223h	P2TFD	Port 2 Task File Data
224h–227h	P2SIG	Port 2 Signature
228h–22Bh	P2SSTS	Port 2 Serial ATA Status
22Ch–22Fh	P2SCTL	Port 2 Serial ATA Control
230h–233h	P2SERR	Port 2 Serial ATA Error
234h–237h	P2SACT	Port 2 Serial ATA Active
238h–23Bh	P2CI	Port 2 Command Issue
23Ch–27Fh	—	Reserved
280h–2FFh	—	Registers may be Reserved depending on if port is available.
280h–283h	P3CLB	Port 3 Command List Base Address
284h–287h	P3CLBU	Port 3 Command List Base Address Upper 32-Bits
288h–28Bh	P3FB	Port 3 FIS Base Address
28Ch–28Fh	P3FBU	Port 3 FIS Base Address Upper 32-Bits
290h–293h	P3IS	Port 3 Interrupt Status
294h–297h	P3IE	Port 3 Interrupt Enable
298h–29Bh	P3CMD	Port 3 Command
29Ch–29Fh	—	Reserved
2A0h–2A3h	P3TFD	Port 3 Task File Data
2A4h–2A7h	P3SIG	Port 3 Signature
2A8h–2ABh	P3SSTS	Port 3 Serial ATA Status
2ACh–2AFh	P3SCTL	Port 3 Serial ATA Control
2B0h–2B3h	P3SERR	Port 3 Serial ATA Error
2B4h–2B7h	P3SACT	Port 3 Serial ATA Active
2B8h–2BBh	P3CI	Port 3 Command Issue
2BCh–2FFh	—	Reserved
300h–303h	P4CLB	Port 4 Command List Base Address
304h–307h	P4CLBU	Port 4 Command List Base Address Upper 32-Bits
308h–30Bh	P4FB	Port 4 FIS Base Address
30Ch–30Fh	P4FBU	Port 4 FIS Base Address Upper 32-Bits
310h–313h	P4IS	Port 4 Interrupt Status
314h–317h	P4IE	Port 4 Interrupt Enable
318h–31Bh	P4CMD	Port 4 Command
31Ch–31Fh	—	Reserved
320h–323h	P4TFD	Port 4 Task File Data
324h–327h	P4SIG	Port 4 Signature



**Table 13-5. Port [5:0] DMA Register Address Map (Sheet 3 of 3)**

ABAR + Offset	Mnemonic	Register
328h–32Bh	P4SSTS	Port 4 Serial ATA Status
32Ch–32Fh	P4SCTL	Port 4 Serial ATA Control
330h–333h	P4SERR	Port 4 Serial ATA Error
334h–337h	P4SACT	Port 4 Serial ATA Active
338h–33Bh	P4CI	Port 4 Command Issue
33Ch–37Fh	—	Reserved
380h–383h	P5CLB	Port 5 Command List Base Address
384h–387h	P5CLBU	Port 5 Command List Base Address Upper 32-Bits
388h–38Bh	P5FB	Port 5 FIS Base Address
38Ch–38Fh	P5FBU	Port 5 FIS Base Address Upper 32-Bits
390h–393h	P5IS	Port 5 Interrupt Status
394h–397h	P5IE	Port 5 Interrupt Enable
398h–39Bh	P5CMD	Port 5 Command
39Ch–39Fh	—	Reserved
3A0h–3A3h	P5TFD	Port 5 Task File Data
3A4h–3A7h	P5SIG	Port 5 Signature
3A8h–3ABh	P5SSTS	Port 5 Serial ATA Status
3ACh–3AFh	P5SCTL	Port 5 Serial ATA Control
3B0h–3B3h	P5SERR	Port 5 Serial ATA Error
3B4h–3B7h	P5SACT	Port 5 Serial ATA Active
3B8h–3BBh	P5CI	Port 5 Command Issue
3BCh–FFFh	—	Reserved

**13.4.2.1 PxCLB—Port [5:0] Command List Base Address Register (D31:F2)**

Address Offset: Port 0: ABAR + 100h      Attribute: R/W  
 Port 1: ABAR + 180h  
 Port 2: ABAR + 200h  
 Port 3: ABAR + 280h  
 Port 4: ABAR + 300h  
 Port 5: ABAR + 380h  
 Default Value: Undefined      Size: 32 bits

Bit	Description
31:10	<b>Command List Base Address (CLB)</b> — R/W. Indicates the 32-bit base for the command list for this port. This base is used when fetching commands to execute. The structure pointed to by this address range is 1 KB in length. This address must be 1-KB aligned as indicated by bits 31:10 being read/write. Note that these bits are not reset on a Controller reset.
9:0	Reserved



### 13.4.2.2 PxCLBU—Port [5:0] Command List Base Address Upper 32-Bits Register (D31:F2)

Address Offset: Port 0: ABAR + 104h      Attribute:      R/W  
 Port 1: ABAR + 184h  
 Port 2: ABAR + 204h  
 Port 3: ABAR + 284h  
 Port 4: ABAR + 304h  
 Port 5: ABAR + 384h  
 Default Value: Undefined      Size:      32 bits

Bit	Description
31:0	<b>Command List Base Address Upper (CLBU)</b> — R/W. Indicates the upper 32-bits for the command list base address for this port. This base is used when fetching commands to execute. Note that these bits are not reset on a Controller reset.

### 13.4.2.3 PxFB—Port [5:0] FIS Base Address Register (D31:F2)

Address Offset: Port 0: ABAR + 108h      Attribute:      R/W  
 Port 1: ABAR + 188h  
 Port 2: ABAR + 208h  
 Port 3: ABAR + 288h  
 Port 4: ABAR + 308h  
 Port 5: ABAR + 388h  
 Default Value: Undefined      Size:      32 bits

Bit	Description
31:8	<b>FIS Base Address (FB)</b> — R/W. Indicates the 32-bit base for received FISes. The structure pointed to by this address range is 256 bytes in length. This address must be 256-byte aligned, as indicated by bits 31:3 being read/write. Note that these bits are not reset on a Controller reset.
7:0	Reserved

### 13.4.2.4 PxFBU—Port [5:0] FIS Base Address Upper 32-Bits Register (D31:F2)

Address Offset: Port 0: ABAR + 10Ch      Attribute:      R/W  
 Port 1: ABAR + 18Ch  
 Port 2: ABAR + 20Ch  
 Port 3: ABAR + 28Ch  
 Port 4: ABAR + 30Ch  
 Port 5: ABAR + 38Ch  
 Default Value: Undefined      Size:      32 bits

Bit	Description
31:0	<b>FIS Base Address Upper (FBU)</b> — R/W. Indicates the upper 32-bits for the received FIS base for this port. Note that these bits are not reset on a Controller reset.



### 13.4.2.5 PxIS—Port [5:0] Interrupt Status Register (D31:F2)

Address Offset: Port 0: ABAR + 110h      Attribute: R/WC, RO  
 Port 1: ABAR + 190h  
 Port 2: ABAR + 210h  
 Port 3: ABAR + 290h  
 Port 4: ABAR + 310h  
 Port 5: ABAR + 390h  
 Default Value: 00000000h      Size: 32 bits

Bit	Description
31	<b>Cold Port Detect Status (CPDS)</b> — RO. Cold presence detect is not supported.
30	<b>Task File Error Status (TFES)</b> — R/WC. This bit is set whenever the status register is updated by the device and the error bit (PxTFD.bit 0) is set.
29	<b>Host Bus Fatal Error Status (HBFS)</b> — R/WC. Indicates that the PCH encountered an error that it cannot recover from due to a bad software pointer. In PCI, such an indication would be a target or master abort.
28	<b>Host Bus Data Error Status (HBDS)</b> — R/WC. Indicates that the PCH encountered a data error (uncorrectable ECC / parity) when reading from or writing to system memory.
27	<b>Interface Fatal Error Status (IFS)</b> — R/WC. Indicates that the PCH encountered an error on the SATA interface which caused the transfer to stop.
26	<b>Interface Non-Fatal Error Status (INFS)</b> — R/WC. Indicates that the PCH encountered an error on the SATA interface but was able to continue operation.
25	Reserved
24	<b>Overflow Status (OFS)</b> — R/WC. Indicates that the PCH received more bytes from a device than was specified in the PRD table for the command.
23	<b>Incorrect Port Multiplier Status (IPMS)</b> — R/WC. The PCH SATA controller does not support Port Multipliers.
22	<b>PhyRdy Change Status (PRCS)</b> — RO. When set to one, this bit indicates the internal PhyRdy signal changed state. This bit reflects the state of PxSERR.DIAG.N. Unlike most of the other bits in the register, this bit is RO and is only cleared when PxSERR.DIAG.N is cleared. Note that the internal PhyRdy signal also transitions when the port interface enters partial or slumber power management states. Partial and slumber must be disabled when Surprise Removal Notification is desired, otherwise the power management state transitions will appear as false insertion and removal events.
21:8	Reserved
7	<b>Device Interlock Status (DIS)</b> — R/WC. When set, this bit indicates that a platform mechanical presence switch has been opened or closed, which may lead to a change in the connection state of the device. This bit is only valid in systems that support an mechanical presence switch (CAP.SIS [ABAR+00:bit 28] set). For systems that do not support an mechanical presence switch, this bit will always be 0.
6	<b>Port Connect Change Status (PCS)</b> — RO. This bit reflects the state of PxSERR.DIAG.X. (ABAR+130h/1D0h/230h/2D0h, bit 26) Unlike other bits in this register, this bit is only cleared when PxSERR.DIAG.X is cleared. 0 = No change in Current Connect Status. 1 = Change in Current Connect Status.
5	<b>Descriptor Processed (DPS)</b> — R/WC. A PRD with the I bit set has transferred all its data.
4	<b>Unknown FIS Interrupt (UFS)</b> — RO. When set to 1, this bit indicates that an unknown FIS was received and has been copied into system memory. This bit is cleared to 0 by software clearing the PxSERR.DIAG.F bit to 0. Note that this bit does not directly reflect the PxSERR.DIAG.F bit. PxSERR.DIAG.F is set immediately when an unknown FIS is detected, whereas this bit is set when the FIS is posted to memory. Software should wait to act on an unknown FIS until this bit is set to 1 or the two bits may become out of sync.
3	<b>Set Device Bits Interrupt (SDBS)</b> — R/WC. A Set Device Bits FIS has been received with the I bit set and has been copied into system memory.
2	<b>DMA Setup FIS Interrupt (DSS)</b> — R/WC. A DMA Setup FIS has been received with the I bit set and has been copied into system memory.



Bit	Description
1	<b>PIO Setup FIS Interrupt (PSS)</b> — R/WC. A PIO Setup FIS has been received with the I bit set, it has been copied into system memory, and the data related to that FIS has been transferred.
0	<b>Device to Host Register FIS Interrupt (DHRS)</b> — R/WC. A D2H Register FIS has been received with the I bit set, and has been copied into system memory.

### 13.4.2.6 PCIe—Port [5:0] Interrupt Enable Register (D31:F2)

Address Offset:	Port 0: ABAR + 114h Port 1: ABAR + 194h Port 2: ABAR + 214h Port 3: ABAR + 294h Port 4: ABAR + 314h Port 5: ABAR + 394h	Attribute:	R/W, RO
Default Value:	00000000h	Size:	32 bits

This register enables and disables the reporting of the corresponding interrupt to system software. When a bit is set (1) and the corresponding interrupt condition is active, then an interrupt is generated. Interrupt sources that are disabled (0) are still reflected in the status registers.

Bit	Description
31	<b>Cold Presence Detect Enable (CPDE)</b> — RO. Cold Presence Detect is not supported.
30	<b>Task File Error Enable (TFEE)</b> — R/W. When set, and GHC.IE and PxTFD.STS.ERR (due to a reception of the error register from a received FIS) are set, the PCH will generate an interrupt.
29	<b>Host Bus Fatal Error Enable (HBFE)</b> — R/W. When set, and GHC.IE and PxS.HBFS are set, the PCH will generate an interrupt.
28	<b>Host Bus Data Error Enable (HBDE)</b> — R/W. When set, and GHC.IE and PxS.HBDS are set, the PCH will generate an interrupt.
27	<b>Host Bus Data Error Enable (HBDE)</b> — R/W. When set, GHC.IE is set, and PxIS.HBDS is set, the PCH will generate an interrupt.
26	<b>Interface Non-fatal Error Enable (INFE)</b> — R/W. When set, GHC.IE is set, and PxIS.INFS is set, the PCH will generate an interrupt.
25	Reserved
24	<b>Overflow Error Enable (OFE)</b> — R/W. When set, and GHC.IE and PxS.OFS are set, the PCH will generate an interrupt.
23	<b>Incorrect Port Multiplier Enable (IPME)</b> — R/W. The PCH SATA controller does not support Port Multipliers. BIOS and storage software should keep this bit cleared to 0.
22	<b>PhyRdy Change Interrupt Enable (PRCE)</b> — R/W. When set, and GHC.IE is set, and PxIS.PRCS is set, the PCH shall generate an interrupt.
21:8	Reserved
7	<b>Device Interlock Enable (DIE)</b> — R/W. When set, and PxIS.DIS is set, the PCH will generate an interrupt. For systems that do not support an mechanical presence switch, this bit shall be a read-only 0.
6	<b>Port Change Interrupt Enable (PCE)</b> — R/W. When set, and GHC.IE and PxS.PCS are set, the PCH will generate an interrupt.
5	<b>Descriptor Processed Interrupt Enable (DPE)</b> — R/W. When set, and GHC.IE and PxS.DPS are set, the PCH will generate an interrupt.
4	<b>Unknown FIS Interrupt Enable (UFIE)</b> — R/W. When set, and GHC.IE is set and an unknown FIS is received, the PCH will generate this interrupt.
3	<b>Set Device Bits FIS Interrupt Enable (SDBE)</b> — R/W. When set, and GHC.IE and PxS.SDBS are set, the PCH will generate an interrupt.
2	<b>DMA Setup FIS Interrupt Enable (DSE)</b> — R/W. When set, and GHC.IE and PxS.DSS are set, the PCH will generate an interrupt.
1	<b>PIO Setup FIS Interrupt Enable (PSE)</b> — R/W. When set, and GHC.IE and PxS.PSS are set, the PCH will generate an interrupt.
0	<b>Device to Host Register FIS Interrupt Enable (DHRE)</b> — R/W. When set, and GHC.IE and PxS.DHRS are set, the PCH will generate an interrupt.




13.4.2.7 PxCMD—Port [5:0] Command Register (D31:F2)

Address Offset: Port 0: ABAR + 118h      Attribute:      R/W, RO, R/WO  
 Port 1: ABAR + 198h  
 Port 2: ABAR + 218h  
 Port 3: ABAR + 298h  
 Port 4: ABAR + 318h  
 Port 5: ABAR + 398h  
 Default Value: 0000w00wh      Size:      32 bits  
 where w = 00?0b (for?, see bit description)  
 Function Level Reset: No (Bit 21, 19 and 18 only)

Bit	Description														
31:28	<p><b>Interface Communication Control (ICC)</b> — R/W. This is a four bit field that can be used to control reset and power states of the interface. Writes to this field will cause actions on the interface, either as primitives or an OOB sequence, and the resulting status of the interface will be reported in the PxSSTS register (Address offset Port 0: ABAR+124h, Port 1: ABAR+1A4h, Port 2: ABAR+224h, Port 3: ABAR+2A4h, Port 4: ABAR+224h, Port 5: ABAR+2A4h).</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Definition</th> </tr> </thead> <tbody> <tr> <td>Fh–7h</td> <td>Reserved</td> </tr> <tr> <td>6h</td> <td>Slumber: This will cause the PCH to request a transition of the interface to the slumber state. The SATA device may reject the request and the interface will remain in its current state</td> </tr> <tr> <td>5h–3h</td> <td>Reserved</td> </tr> <tr> <td>2h</td> <td>Partial: This will cause the PCH to request a transition of the interface to the partial state. The SATA device may reject the request and the interface will remain in its current state.</td> </tr> <tr> <td>1h</td> <td>Active: This will cause the PCH to request a transition of the interface into the active</td> </tr> <tr> <td>0h</td> <td>No-Op / Idle: When software reads this value, it indicates the PCH is not in the process of changing the interface state or sending a device reset, and a new link command may be issued.</td> </tr> </tbody> </table> <p>When system software writes a non-reserved value other than No-Op (0h), the PCH will perform the action and update this field back to Idle (0h).          If software writes to this field to change the state to a state the link is already in (such as, interface is in the active state and a request is made to go to the active state), the PCH will take no action and return this field to Idle.  <b>Note:</b> When the ALPE bit (bit 26) is set, then this register should not be set to 02h or 06h.</p>	Value	Definition	Fh–7h	Reserved	6h	Slumber: This will cause the PCH to request a transition of the interface to the slumber state. The SATA device may reject the request and the interface will remain in its current state	5h–3h	Reserved	2h	Partial: This will cause the PCH to request a transition of the interface to the partial state. The SATA device may reject the request and the interface will remain in its current state.	1h	Active: This will cause the PCH to request a transition of the interface into the active	0h	No-Op / Idle: When software reads this value, it indicates the PCH is not in the process of changing the interface state or sending a device reset, and a new link command may be issued.
Value	Definition														
Fh–7h	Reserved														
6h	Slumber: This will cause the PCH to request a transition of the interface to the slumber state. The SATA device may reject the request and the interface will remain in its current state														
5h–3h	Reserved														
2h	Partial: This will cause the PCH to request a transition of the interface to the partial state. The SATA device may reject the request and the interface will remain in its current state.														
1h	Active: This will cause the PCH to request a transition of the interface into the active														
0h	No-Op / Idle: When software reads this value, it indicates the PCH is not in the process of changing the interface state or sending a device reset, and a new link command may be issued.														
27	<p><b>Aggressive Slumber / Partial (ASP)</b> — R/W. When set to 1, and the ALPE bit (bit 26) is set, the PCH shall aggressively enter the slumber state when it clears the PxCI register and the PxSACT register is cleared. When cleared, and the ALPE bit is set, the PCH will aggressively enter the partial state when it clears the PxCI register and the PxSACT register is cleared. If CAP.SALP is cleared to 0, software shall treat this bit as reserved.</p>														
26	<p><b>Aggressive Link Power Management Enable (ALPE)</b> — R/W. When set to 1, the PCH will aggressively enter a lower link power state (partial or slumber) based upon the setting of the ASP bit (bit 27).</p>														
25	<p><b>Drive LED on ATAPI Enable (DLAE)</b> — R/W. When set to 1, the PCH will drive the LED pin active for ATAPI commands (PxCLB[CHz.A] set) in addition to ATA commands. When cleared, the PCH will only drive the LED pin active for ATA commands. See Section 5.17.12 for details on the activity LED.</p>														
24	<p><b>Device is ATAPI (ATAPI)</b> — R/W. When set to 1, the connected device is an ATAPI device. This bit is used by the PCH to control whether or not to generate the desktop LED when commands are active. See Section 5.17.12 for details on the activity LED.</p>														
23	<p><b>Automatic Partial Slumber Transitions Enabled (APSTE)</b> — R/W.          0 = This port will not perform Automatic Partial to Slumber Transitions.          1 = The HBA may perform Automatic Partial to Slumber Transitions.  <b>Note:</b> Software should only set this bit to '1' if CAP2.APST is set to '1'.</p>														
22	Reserved														





Bit	Description
21	<p><b>External SATA Port (ESP)</b> — R/WO.            0 = This port supports internal SATA devices only.            1 = This port will be used with an external SATA device and hot plug is supported. When set, CAP.SXS must also be set.            This bit is not reset by Function Level Reset.</p>
20	Reserved
19	<p><b>Mechanical Switch Attached to Port (MPSP)</b> — R/WO. If set to 1, the PCH supports a mechanical presence switch attached to this port.            The PCH takes no action on the state of this bit – it is for system software only. For example, if this bit is cleared, and a mechanical presence switch toggles, the PCH still treats it as a proper mechanical presence switch event.  <b>Note:</b> This bit is not reset on a Controller reset or by a Function Level Reset.</p>
18	<p><b>Hot Plug Capable Port (HPCP)</b> — R/WO.            0 = Port is not capable of Hot-Plug.            1 = Port is Hot-Plug capable.            This indicates whether the platform exposes this port to a device which can be Hot-Plugged. SATA by definition is hot-pluggable, but not all platforms are constructed to allow the device to be removed (it may be screwed into the chassis, for example). This bit can be used by system software to indicate a feature such as “eject device” to the end-user. The PCH takes no action on the state of this bit — it is for system software only. For example, if this bit is cleared, and a Hot-Plug event occurs, the PCH still treats it as a proper Hot-Plug event.  <b>Note:</b> This bit is not reset on a Controller reset or by a Function Level Reset.</p>
17:16	Reserved
15	<b>Controller Running (CR)</b> — RO. When this bit is set, the DMA engines for a port are running.
14	<b>FIS Receive Running (FR)</b> — RO. When set, the FIS Receive DMA engine for the port is running.
13	<p><b>Mechanical Presence Switch State (MPSS)</b> — RO. The MPSS bit reports the state of a mechanical presence switch attached to this port. If CAP.SMPS is set to 1 and the mechanical presence switch is closed then this bit is cleared to 0. If CAP.SMPS is set to 1 and the mechanical presence switch is open then this bit is set to 1. If CAP.SMPS is set to '0' then this bit is cleared to 0. Software should only use this bit if both CAP.SMPS and PxCMD.MPSP are set to 1.</p>
12:8	<p><b>Current Command Slot (CCS)</b> — RO. Indicates the current command slot the PCH is processing. This field is valid when the ST bit is set in this register, and is constantly updated by the PCH. This field can be updated as soon as the PCH recognizes an active command slot, or at some point soon after when it begins processing the command.            This field is used by software to determine the current command issue location of the PCH. In queued mode, software shall not use this field, as its value does not represent the current command being executed. Software shall only use PxCI and PxSACT when running queued commands.</p>
7:5	Reserved
4	<p><b>FIS Receive Enable (FRE)</b> — R/W. When set, the PCH may post received FISes into the FIS receive area pointed to by PxFB (ABAR+108h/188h/208h/288h) and PxFBU (ABAR+10Ch/18Ch/20Ch/28Ch). When cleared, received FISes are not accepted by the PCH, except for the first D2H (device-to-host) register FIS after the initialization sequence.            System software must not set this bit until PxFB (PxFBU) have been programmed with a valid pointer to the FIS receive area, and if software wishes to move the base, this bit must first be cleared, and software must wait for the FR bit (bit 14) in this register to be cleared.</p>
3	<p><b>Command List Override (CLO)</b> — R/W. Setting this bit to 1 causes PxTFD.STS.BSY and PxTFD.STS.DRQ to be cleared to 0. This allows a software reset to be transmitted to the device regardless of whether the BSY and DRQ bits are still set in the PxTFD.STS register. The Controller sets this bit to 0 when PxTFD.STS.BSY and PxTFD.STS.DRQ have been cleared to 0. A write to this register with a value of 0 shall have no effect.            This bit shall only be set to 1 immediately prior to setting the PxCMD.ST bit to 1 from a previous value of 0. Setting this bit to 1 at any other time is not supported and will result in indeterminate behavior. Software must wait for CLO to be cleared to 0 before setting PxCMD.ST to 1.</p>
2	<b>Power On Device (POD)</b> — RO. Cold presence detect not supported. Defaults to 1.



Bit	Description
1	<p><b>Spin-Up Device (SUD)</b> — R/W or RO            This bit is R/W and defaults to 0 for systems that support staggered spin-up (R/W when CAP.SSS (ABAR+00h:bit 27) is 1). Bit is RO 1 for systems that do not support staggered spin-up (when CAP.SSS is 0).            0 = No action.            1 = On an edge detect from 0 to 1, the PCH starts a COMRESET initialization sequence to the device.            Clearing this bit to 0 does not cause any OOB signal to be sent on the interface. When this bit is cleared to 0 and PxSCTL.DET=0h, the Controller will enter listen mode.</p>
0	<p><b>Start (ST)</b> — R/W. When set, the PCH may process the command list. When cleared, the PCH may not process the command list. Whenever this bit is changed from a 0 to a 1, the PCH starts processing the command list at entry 0. Whenever this bit is changed from a 1 to a 0, the PxCI register is cleared by the PCH upon the PCH putting the controller into an idle state.            Refer to section 10.3 of the Serial ATA AHCI Specification for important restrictions on when ST can be set to 1 and cleared to 0.</p>

### 13.4.2.8 PxTFD—Port [5:0] Task File Data Register (D31:F2)

Address Offset: Port 0: ABAR + 120h      Attribute: RO  
 Port 1: ABAR + 1A0h  
 Port 2: ABAR + 220h  
 Port 3: ABAR + 2A0h  
 Port 4: ABAR + 320h  
 Port 5: ABAR + 3A0h  
 Default Value: 0000007Fh      Size: 32 bits

This is a 32-bit register that copies specific fields of the task file when FISes are received. The FISes that contain this information are: D2H Register FIS, PIO Setup FIS and Set Device Bits FIS

Bit	Description																		
31:16	Reserved																		
15:8	<b>Error (ERR)</b> — RO. Contains the latest copy of the task file error register.																		
7:0	<p><b>Status (STS)</b> — RO. Contains the latest copy of the task file status register. Fields of note in this register that affect AHCI.</p> <table border="1"> <thead> <tr> <th>Bit</th> <th>Field</th> <th>Definition</th> </tr> </thead> <tbody> <tr> <td>7</td> <td>BSY</td> <td>Indicates the interface is busy</td> </tr> <tr> <td>6:4</td> <td>N/A</td> <td>Not applicable</td> </tr> <tr> <td>3</td> <td>DRQ</td> <td>Indicates a data transfer is requested</td> </tr> <tr> <td>2:1</td> <td>N/A</td> <td>Not applicable</td> </tr> <tr> <td>0</td> <td>ERR</td> <td>Indicates an error during the transfer</td> </tr> </tbody> </table>	Bit	Field	Definition	7	BSY	Indicates the interface is busy	6:4	N/A	Not applicable	3	DRQ	Indicates a data transfer is requested	2:1	N/A	Not applicable	0	ERR	Indicates an error during the transfer
Bit	Field	Definition																	
7	BSY	Indicates the interface is busy																	
6:4	N/A	Not applicable																	
3	DRQ	Indicates a data transfer is requested																	
2:1	N/A	Not applicable																	
0	ERR	Indicates an error during the transfer																	



**13.4.2.9 PxSIG—Port [5:0] Signature Register (D31:F2)**

Address Offset: Port 0: ABAR + 124h      Attribute: RO  
 Port 1: ABAR + 1A4h  
 Port 2: ABAR + 224h  
 Port 3: ABAR + 2A4h  
 Port 4: ABAR + 324h  
 Port 5: ABAR + 3A4h  
 Default Value: FFFFFFFFh      Size: 32 bits

This is a 32-bit register which contains the initial signature of an attached device when the first D2H Register FIS is received from that device. It is updated once after a reset sequence.

Bit	Description										
31:0	<p><b>Signature (SIG)</b> – RO. Contains the signature received from a device on the first D2H register FIS. The bit order is as follows:</p> <table border="1"> <thead> <tr> <th>Bit</th> <th>Field</th> </tr> </thead> <tbody> <tr> <td>31:24</td> <td>LBA High Register</td> </tr> <tr> <td>23:16</td> <td>LBA Mid Register</td> </tr> <tr> <td>15:8</td> <td>LBA Low Register</td> </tr> <tr> <td>7:0</td> <td>Sector Count Register</td> </tr> </tbody> </table>	Bit	Field	31:24	LBA High Register	23:16	LBA Mid Register	15:8	LBA Low Register	7:0	Sector Count Register
Bit	Field										
31:24	LBA High Register										
23:16	LBA Mid Register										
15:8	LBA Low Register										
7:0	Sector Count Register										

**13.4.2.10 PxSSTS—Port [5:0] Serial ATA Status Register (D31:F2)**

Address Offset: Port 0: ABAR + 128h      Attribute: RO  
 Port 1: ABAR + 1A8h  
 Port 2: ABAR + 228h  
 Port 3: ABAR + 2A8h  
 Port 4: ABAR + 328h  
 Port 5: ABAR + 3A8h  
 Default Value: 00000000h      Size: 32 bits

This is a 32-bit register that conveys the current state of the interface and host. The PCH updates it continuously and asynchronously. When the PCH transmits a COMRESET to the device, this register is updated to its reset values.

Bit	Description										
31:12	Reserved										
11:8	<p><b>Interface Power Management (IPM)</b> – RO. Indicates the current interface state:</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Device not present or communication not established</td> </tr> <tr> <td>1h</td> <td>Interface in active state</td> </tr> <tr> <td>2h</td> <td>Interface in PARTIAL power management state</td> </tr> <tr> <td>6h</td> <td>Interface in SLUMBER power management state</td> </tr> </tbody> </table> <p>All other values reserved.</p>	Value	Description	0h	Device not present or communication not established	1h	Interface in active state	2h	Interface in PARTIAL power management state	6h	Interface in SLUMBER power management state
Value	Description										
0h	Device not present or communication not established										
1h	Interface in active state										
2h	Interface in PARTIAL power management state										
6h	Interface in SLUMBER power management state										



Bit	Description										
7:4	<p><b>Current Interface Speed (SPD)</b> — RO. Indicates the negotiated interface communication speed.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Device not present or communication not established</td> </tr> <tr> <td>1h</td> <td>Generation 1 communication rate negotiated</td> </tr> <tr> <td>2h</td> <td>Generation 2 communication rate negotiated</td> </tr> <tr> <td>3h</td> <td>Generation 3 communication rate negotiated</td> </tr> </tbody> </table> <p>All other values reserved. The PCH supports Gen 1 communication rates (1.5 Gb/s), Gen 2 rates (3.0 Gb/s) and Gen 3 rates (6.0 Gb/s)</p>	Value	Description	0h	Device not present or communication not established	1h	Generation 1 communication rate negotiated	2h	Generation 2 communication rate negotiated	3h	Generation 3 communication rate negotiated
Value	Description										
0h	Device not present or communication not established										
1h	Generation 1 communication rate negotiated										
2h	Generation 2 communication rate negotiated										
3h	Generation 3 communication rate negotiated										
3:0	<p><b>Device Detection (DET)</b> — RO. Indicates the interface device detection and Phy state:</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>No device detected and Phy communication not established</td> </tr> <tr> <td>1h</td> <td>Device presence detected but Phy communication not established</td> </tr> <tr> <td>3h</td> <td>Device presence detected and Phy communication established</td> </tr> <tr> <td>4h</td> <td>Phy in offline mode as a result of the interface being disabled or running in a BIST loopback mode</td> </tr> </tbody> </table> <p>All other values reserved.</p>	Value	Description	0h	No device detected and Phy communication not established	1h	Device presence detected but Phy communication not established	3h	Device presence detected and Phy communication established	4h	Phy in offline mode as a result of the interface being disabled or running in a BIST loopback mode
Value	Description										
0h	No device detected and Phy communication not established										
1h	Device presence detected but Phy communication not established										
3h	Device presence detected and Phy communication established										
4h	Phy in offline mode as a result of the interface being disabled or running in a BIST loopback mode										

### 13.4.2.11 PxSCTL — Port [5:0] Serial ATA Control Register (D31:F2)

Address Offset: Port 0: ABAR + 12Ch      Attribute: R/W, RO  
 Port 1: ABAR + 1ACh  
 Port 2: ABAR + 22Ch  
 Port 3: ABAR + 2ACh  
 Port 4: ABAR + 32Ch  
 Port 5: ABAR + 3ACh  
 Default Value: 00000004h      Size: 32 bits

This is a 32-bit read-write register by which software controls SATA capabilities. Writes to the SControl register result in an action being taken by the PCH or the interface. Reads from the register return the last value written to it.

Bit	Description										
31:20	Reserved										
19:16	<b>Port Multiplier Port (PMP)</b> — R/W. This field is not used by AHCI										
15:12	<b>Select Power Management (SPM)</b> — R/W. This field is not used by AHCI										
11:8	<p><b>Interface Power Management Transitions Allowed (IPM)</b> — R/W. Indicates which power states the PCH is allowed to transition to:</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>No interface restrictions</td> </tr> <tr> <td>1h</td> <td>Transitions to the PARTIAL state disabled</td> </tr> <tr> <td>2h</td> <td>Transitions to the SLUMBER state disabled</td> </tr> <tr> <td>3h</td> <td>Transitions to both PARTIAL and SLUMBER states disabled</td> </tr> </tbody> </table> <p>All other values reserved</p>	Value	Description	0h	No interface restrictions	1h	Transitions to the PARTIAL state disabled	2h	Transitions to the SLUMBER state disabled	3h	Transitions to both PARTIAL and SLUMBER states disabled
Value	Description										
0h	No interface restrictions										
1h	Transitions to the PARTIAL state disabled										
2h	Transitions to the SLUMBER state disabled										
3h	Transitions to both PARTIAL and SLUMBER states disabled										



Bit	Description										
7:4	<p><b>Speed Allowed (SPD)</b> — R/W. Indicates the highest allowable speed of the interface. This speed is limited by the CAP.ISS (ABAR+00h:bit 23:20) field.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>No speed negotiation restrictions</td> </tr> <tr> <td>1h</td> <td>Limit speed negotiation to Generation 1 communication rate</td> </tr> <tr> <td>2h</td> <td>Limit speed negotiation to Generation 2 communication rate</td> </tr> <tr> <td>3h</td> <td>Limit speed negotiation to Generation 3 communication rate</td> </tr> </tbody> </table> <p>The PCH Supports Gen 1 communication rates (1.5 Gb/s), Gen 2 rates (3.0 Gb/s) and Gen 3 rates (6.0 Gb/s)                      If software changes SPD after port has been enabled, software is required to perform a port reset using DET=1h. This field shall remain 1h until set to another value by software.</p>	Value	Description	0h	No speed negotiation restrictions	1h	Limit speed negotiation to Generation 1 communication rate	2h	Limit speed negotiation to Generation 2 communication rate	3h	Limit speed negotiation to Generation 3 communication rate
Value	Description										
0h	No speed negotiation restrictions										
1h	Limit speed negotiation to Generation 1 communication rate										
2h	Limit speed negotiation to Generation 2 communication rate										
3h	Limit speed negotiation to Generation 3 communication rate										
3:0	<p><b>Device Detection Initialization (DET)</b> — R/W. Controls the PCH's device detection and interface initialization.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>No device detection or initialization action requested</td> </tr> <tr> <td>1h</td> <td>Perform interface communication initialization sequence to establish communication. This is functionally equivalent to a hard reset and results in the interface being reset and communications re-initialized</td> </tr> <tr> <td>4h</td> <td>Disable the Serial ATA interface and put Phy in offline mode</td> </tr> </tbody> </table> <p>All other values reserved.                      When this field is written to a 1h, the PCH initiates COMRESET and starts the initialization process. When the initialization is complete, this field shall remain 1h until set to another value by software. This field may only be changed to 1h or 4h when PxCMD.ST is 0. Changing this field while the PCH is running results in undefined behavior.  <b>Note:</b> It is permissible to implement any of the Serial ATA defined behaviors for transmission of COMRESET when DET=1h.</p>	Value	Description	0h	No device detection or initialization action requested	1h	Perform interface communication initialization sequence to establish communication. This is functionally equivalent to a hard reset and results in the interface being reset and communications re-initialized	4h	Disable the Serial ATA interface and put Phy in offline mode		
Value	Description										
0h	No device detection or initialization action requested										
1h	Perform interface communication initialization sequence to establish communication. This is functionally equivalent to a hard reset and results in the interface being reset and communications re-initialized										
4h	Disable the Serial ATA interface and put Phy in offline mode										

**13.4.2.12 PxSERR—Port [5:0] Serial ATA Error Register (D31:F2)**

Address Offset: Port 0: ABAR + 130h      Attribute: R/WC  
 Port 1: ABAR + 1B0h  
 Port 2: ABAR + 230h  
 Port 3: ABAR + 2B0h  
 Port 4: ABAR + 330h  
 Port 5: ABAR + 3B0h  
 Default Value: 00000000h      Size: 32 bits

Bits 26:16 of this register contain diagnostic error information for use by diagnostic software in validating correct operation or isolating failure modes. Bits 11:0 contain error information used by host software in determining the appropriate response to the error condition. If one or more of bits 11:8 of this register are set, the controller will stop the current transfer.

Bit	Description
31:27	Reserved
26	<b>Exchanged (X)</b> — R/WC. When set to 1, this bit indicates that a change in device presence has been detected since the last time this bit was cleared. This bit shall always be set to 1 anytime a COMINIT signal is received. This bit is reflected in the P0IS.PCS bit.
25	<b>Unrecognized FIS Type (F)</b> — R/WC. Indicates that one or more FISs were received by the Transport layer with good CRC, but had a type field that was not recognized.
24	<b>Transport state transition error (T)</b> — R/WC. Indicates that an error has occurred in the transition from one state to another within the Transport layer since the last time this bit was cleared.
23	<b>Link Sequence Error (S)</b> — R/WC. Indicates that one or more Link state machine error conditions was encountered. The Link Layer state machine defines the conditions under which the link layer detects an erroneous transition.



Bit	Description
22	<b>Handshake (H)</b> — R/WC. Indicates that one or more R_ERR handshake response was received in response to frame transmission. Such errors may be the result of a CRC error detected by the recipient, a disparity or 8b/10b decoding error, or other error condition leading to a negative handshake on a transmitted frame.
21	<b>CRC Error (C)</b> — R/WC. Indicates that one or more CRC errors occurred with the Link Layer.
20	<b>Disparity Error (D)</b> — R/WC. This field is not used by AHCI.
19	<b>10b to 8b Decode Error (B)</b> — R/WC. Indicates that one or more 10b to 8b decoding errors occurred.
18	<b>Comm Wake (W)</b> — R/WC. Indicates that a Comm Wake signal was detected by the Phy.
17	<b>Phy Internal Error (I)</b> — R/WC. Indicates that the Phy detected some internal error.
16	<b>PhyRdy Change (N)</b> — R/WC. When set to 1, this bit indicates that the internal PhyRdy signal changed state since the last time this bit was cleared. In the PCH, this bit will be set when PhyRdy changes from a 0 -> 1 or a 1 -> 0. The state of this bit is then reflected in the PxIS.PRCs interrupt status bit and an interrupt will be generated if enabled. Software clears this bit by writing a 1 to it.
15:12	Reserved
11	<b>Internal Error (E)</b> — R/WC. The SATA controller failed due to a master or target abort when attempting to access system memory.
10	<b>Protocol Error (P)</b> — R/WC. A violation of the Serial ATA protocol was detected. <b>Note:</b> The PCH does not set this bit for all protocol violations that may occur on the SATA link.
9	<b>Persistent Communication or Data Integrity Error (C)</b> — R/WC. A communication error that was not recovered occurred that is expected to be persistent. Persistent communications errors may arise from faulty interconnect with the device, from a device that has been removed or has failed, or a number of other causes.
8	<b>Transient Data Integrity Error (T)</b> — R/WC. A data integrity error occurred that was not recovered by the interface.
7:2	Reserved.
1	<b>Recovered Communications Error (M)</b> — R/WC. Communications between the device and host was temporarily lost but was re-established. This can arise from a device temporarily being removed, from a temporary loss of Phy synchronization, or from other causes and may be derived from the PhyNRdy signal between the Phy and Link layers.
0	<b>Recovered Data Integrity Error (I)</b> — R/WC. A data integrity error occurred that was recovered by the interface through a retry operation or other recovery action.

### 13.4.2.13 PxSACT—Port [5:0] Serial ATA Active Register (D31:F2)

Address Offset: Port 0: ABAR + 134h      Attribute:      R/W  
 Port 1: ABAR + 1B4h  
 Port 2: ABAR + 234h  
 Port 3: ABAR + 2B4h  
 Port 4: ABAR + 334h  
 Port 5: ABAR + 3B4h  
 Default Value: 00000000h      Size:      32 bits

Bit	Description
31:0	<b>Device Status (DS)</b> — R/W. System software sets this bit for SATA queuing operations prior to setting the PxCI.CI bit in the same command slot entry. This field is cleared using the Set Device Bits FIS. This field is also cleared when PxCMD.ST (ABAR+118h/198h/218h/298h:bit 0) is cleared by software, and as a result of a COMRESET or SRST.



**13.4.2.14 PxCI—Port [5:0] Command Issue Register (D31:F2)**

Address Offset: Port 0: ABAR + 138h      Attribute:      R/W  
                   Port 1: ABAR + 1B8h  
                   Port 2: ABAR + 238h  
                   Port 3: ABAR + 2B8h  
                   Port 4: ABAR + 338h  
                   Port 5: ABAR + 3B8h  
 Default Value: 00000000h      Size:      32 bits

Bit	Description
31:0	<p><b>Commands Issued (CI)</b> — R/W. This field is set by software to indicate to the PCH that a command has been built-in system memory for a command slot and may be sent to the device. When the PCH receives a FIS which clears the BSY and DRQ bits for the command, it clears the corresponding bit in this register for that command slot. Bits in this field shall only be set to 1 by software when PxCMD.ST is set to 1. This field is also cleared when PxCMD.ST (ABAR+118h/198h/218h/298h:bit 0) is cleared by software.</p>

§







# 14 SATA Controller Registers (D31:F5)

## 14.1 PCI Configuration Registers (SATA–D31:F5)

**Note:** Address locations that are not shown should be treated as Reserved.

All of the SATA registers are in the core well. None of the registers can be locked.

**Table 14-1. SATA Controller PCI Register Address Map (SATA–D31:F5) (Sheet 1 of 2)**

Offset	Mnemonic	Register Name	Default	Attribute
00h–01h	VID	Vendor Identification	8086h	RO
02h–03h	DID	Device Identification	See register description	RO
04h–05h	PCICMD	PCI Command	0000h	R/W, RO
06h–07h	PCISTS	PCI Status	02B0h	R/WC, RO
08h	RID	Revision Identification	See register description	RO
09h	PI	Programming Interface	See register description	See register description
0Ah	SCC	Sub Class Code	See register description	See register description
0Bh	BCC	Base Class Code	01h	RO
10h–13h	PCMD_BAR	Primary Command Block Base Address	00000001h	R/W, RO
14h–17h	PCNL_BAR	Primary Control Block Base Address	00000001h	R/W, RO
18h–1Bh	SCMD_BAR	Secondary Command Block Base Address	00000001h	R/W, RO
1Ch–1Fh	SCNL_BAR	Secondary Control Block Base Address	00000001h	R/W, RO
20h–23h	BAR	Legacy Bus Master Base Address	00000001h	R/W, RO
24h–27h	SIDPBA	Serial ATA Index / Data Pair Base Address	00000000h	See register description
2Ch–2Dh	SVID	Subsystem Vendor Identification	0000h	R/WO
2Eh–2Fh	SID	Subsystem Identification	0000h	R/WO
34h	CAP	Capabilities Pointer	80h	RO
3Ch	INT_LN	Interrupt Line	00h	R/W
3Dh	INT_PN	Interrupt Pin	See register description	RO
40h–41h	IDE_TIM	Primary IDE Timing Register	0000h	R/W
42h–43h	IDE_TIM	Secondary IDE Timing Registers	0000h	R/W
44h	SIDETIM	Slave IDE Timing	00h	R/W
48h	SDMA_CNT	Synchronous DMA Control	00h	R/W
4Ah–4Bh	SDMA_TIM	Synchronous DMA Timing	0000h	R/W
54h–57h	IDE_CONFIG	IDE I/O Configuration	00000000h	R/W
70h–71h	PID	PCI Power Management Capability ID	See register description	RO



**Table 14-1. SATA Controller PCI Register Address Map (SATA-D31:F5) (Sheet 2 of 2)**

Offset	Mnemonic	Register Name	Default	Attribute
72h-73h	PC	PCI Power Management Capabilities	4003h	RO
74h-75h	PMCS	PCI Power Management Control and Status	0008h	R/W, RO, R/WC
90h-91h	MAP	Address Map	0000h	R/W
92h-93h	PCS	Port Control and Status	0000h	R/W, RO, R/WC
A8h-ABh	SATACR0	SATA Capability Register 0	0010B012h	RO, R/WO
ACh-AFh	SATACR1	SATA Capability Register 1	00000048h	RO
B0h-B1h	FLRCID	FLR Capability ID	0009h	RO
B2h-B3h	FLRCLV	FLR Capability Length and Value	2006h	RO
B4h-B5h	FLRCTRL	FLR Control	0000h	R/W, RO
C0h	ATC	APM Trapping Control	00h	R/W
C4h	ATS	ATM Trapping Status	00h	R/WC

**Note:** The PCH SATA controller is not arbitrated as a PCI device; therefore, it does not need a master latency timer.

### 14.1.1 VID—Vendor Identification Register (SATA-D31:F5)


Offset Address: 00h-01h                      Attribute: RO  
 Default Value: 8086h                        Size: 16 bit  
 Lockable: No                                  Power Well: Core

Bit	Description
15:0	<b>Vendor ID</b> — RO. This is a 16-bit value assigned to Intel. Intel VID = 8086h

### 14.1.2 DID—Device Identification Register (SATA-D31:F5)

Offset Address: 02h-03h                      Attribute: RO  
 Default Value: See bit description        Size: 16 bit  
 Lockable: No                                  Power Well: Core

Bit	Description
15:0	<b>Device ID</b> — RO. This is a 16-bit value assigned to the PCH SATA controller. <b>Note:</b> The value of this field will change dependent upon the value of the MAP Register. See <a href="#">Section 1.4</a> and <a href="#">Section 14.1.27</a>



### 14.1.3 PCICMD—PCI Command Register (SATA–D31:F5)

Address Offset: 04h–05h                                    Attribute: RO, R/W  
 Default Value: 0000h                                    Size: 16 bits

Bit	Description
15:11	Reserved
10	<b>Interrupt Disable</b> — R/W. This disables pin-based INTx# interrupts. This bit has no effect on MSI operation. 0 = Internal INTx# messages are generated if there is an interrupt and MSI is not enabled. 1 = Internal INTx# messages will not be generated.
9	<b>Fast Back to Back Enable (FBE)</b> — RO. Hardwired to 0.
8	<b>SERR# Enable (SERR_EN)</b> — RO. Hardwired to 0.
7	<b>Wait Cycle Control (WCC)</b> — RO. Hardwired to 0.
6	<b>Parity Error Response (PER)</b> — R/W. 0 = Disabled. SATA controller will not generate PERR# when a data parity error is detected. 1 = Enabled. SATA controller will generate PERR# when a data parity error is detected.
5	<b>VGA Palette Snoop (VPS)</b> — RO. Hardwired to 0.
4	<b>Postable Memory Write Enable (PMWE)</b> — RO. Hardwired to 0.
3	<b>Special Cycle Enable (SCE)</b> — RO. Hardwired to 0.
2	<b>Bus Master Enable (BME)</b> — R/W. This bit controls the PCH ability to act as a PCI master for IDE Bus Master transfers. This bit does not impact the generation of completions for split transaction commands.
1	<b>Memory Space Enable (MSE)</b> — RO. This controller does not support AHCI; therefore, no memory space is required.
0	<b>I/O Space Enable (IOSE)</b> — R/W. This bit controls access to the I/O space registers. 0 = Disables access to the Legacy or Native IDE ports (both Primary and Secondary) as well as the Bus Master I/O registers. 1 = Enable. Note that the Base Address register for the Bus Master registers should be programmed before this bit is set.

### 14.1.4 PCISTS — PCI Status Register (SATA–D31:F5)

Address Offset: 06h–07h                                    Attribute: R/WC, RO  
 Default Value: 02B0h                                    Size: 16 bits

**Note:** For the writable bits, software must write a 1 to clear bits that are set. Writing a 0 to the bit has no effect.

Bit	Description
15	<b>Detected Parity Error (DPE)</b> — R/WC. 0 = No parity error detected by SATA controller. 1 = SATA controller detects a parity error on its interface.
14	<b>Signaled System Error (SSE)</b> — RO. Hardwired to 0.
13	<b>Received Master Abort (RMA)</b> — R/WC. 0 = Master abort Not generated. 1 = SATA controller, as a master, generated a master abort.
12	Reserved
11	<b>Signaled Target Abort (STA)</b> — RO. Hardwired to 0.
10:9	<b>DEVSEL# Timing Status (DEV_STS)</b> — RO. 01 = Hardwired; Controls the device select time for the SATA controller's PCI interface.



Bit	Description
8	<b>Data Parity Error Detected (DPED)</b> — R/WC. For PCH, this bit can only be set on read completions received from SiBUS where there is a parity error. 1 = SATA controller, as a master, either detects a parity error or sees the parity error line asserted, and the parity error response bit (bit 6 of the command register) is set.
7	<b>Fast Back to Back Capable (FB2BC)</b> — RO. Hardwired to 1.
6	<b>User Definable Features (UDF)</b> — RO. Hardwired to 0.
5	<b>66 MHz Capable (66MHZ_CAP)</b> — RO. Hardwired to 1.
4	<b>Capabilities List (CAP_LIST)</b> — RO. This bit indicates the presence of a capabilities list. The minimum requirement for the capabilities list must be PCI power management for the SATA controller.
3	<b>Interrupt Status (INTS)</b> — RO. Reflects the state of INTx# messages, IRQ14 or IRQ15. 0 = Interrupt is cleared (independent of the state of Interrupt Disable bit in the command register [offset 04h]). 1 = Interrupt is to be asserted
2:0	Reserved

### 14.1.5 RID—Revision Identification Register (SATA–D31:F5)

Offset Address: 08h   Attribute:             RO  
 Default Value: See bit description                                Size:                   8 bits

Bit	Description
7:0	<b>Revision ID</b> — RO. See <a href="#">Section 1.4</a> or the specification update for the value of the RID Register.

### 14.1.6 PI—Programming Interface Register (SATA–D31:F5)

Address Offset: 09h   Attribute:             RO  
 Default Value: 85h   Size:                   8 bits  
 When SCC = 01h

Bit	Description
7	This read-only bit is a 1 to indicate that the PCH supports bus master operation
6:4	Reserved
3	<b>Secondary Mode Native Capable (SNC)</b> — RO. Indicates whether or not the secondary channel has a fixed mode of operation. 0 = Indicates the mode is fixed and is determined by the (read-only) value of bit 2. This bit will always return 0.
2	<b>Secondary Mode Native Enable (SNE)</b> — RO. Determines the mode that the secondary channel is operating in. 1 = Secondary controller operating in native PCI mode. This bit will always return 1.
1	<b>Primary Mode Native Capable (PNC)</b> — RO. Indicates whether or not the primary channel has a fixed mode of operation. 0 = Indicates the mode is fixed and is determined by the (read-only) value of bit 0. This bit will always return 0.
0	<b>Primary Mode Native Enable (PNE)</b> — RO. Determines the mode that the primary channel is operating in. 1 = Primary controller operating in native PCI mode. This bit will always return 1.





### 14.1.11 SCMD\_BAR—Secondary Command Block Base Address Register (SATA D31:F5)

Address Offset: 18h-1Bh                      Attribute: R/W, RO  
 Default Value: 00000001h                  Size: 32 bits

Bit	Description
31:16	Reserved
15:3	<b>Base Address</b> — R/W. This field provides the base address of the I/O space (8 consecutive I/O locations).
2:1	Reserved
0	<b>Resource Type Indicator (RTE)</b> — RO. Hardwired to 1 to indicate a request for I/O space.

**Note:** This 8-byte I/O space is used in native mode for the Secondary Controller's Command Block.

### 14.1.12 SCNL\_BAR—Secondary Control Block Base Address Register (SATA D31:F5)

Address Offset: 1Ch-1Fh                      Attribute: R/W, RO  
 Default Value: 00000001h                  Size: 32 bits

Bit	Description
31:16	Reserved
15:2	<b>Base Address</b> — R/W. This field provides the base address of the I/O space (4 consecutive I/O locations).
1	Reserved
0	<b>Resource Type Indicator (RTE)</b> — RO. Hardwired to 1 to indicate a request for I/O space.

**Note:** This 4-byte I/O space is used in native mode for the Secondary Controller's Command Block.

### 14.1.13 BAR — Legacy Bus Master Base Address Register (SATA-D31:F5)

Address Offset: 20h-23h                      Attribute: R/W, RO  
 Default Value: 00000001h                  Size: 32 bits

The Bus Master IDE interface function uses Base Address register 5 to request a 16-byte I/O space to provide a software interface to the Bus Master functions. Only 12 bytes are actually used (6 bytes for primary, 6 bytes for secondary). Only bits [15:4] are used to decode the address.

Bit	Description
31:16	Reserved
15:5	<b>Base Address</b> — R/W. This field provides the base address of the I/O space (16 consecutive I/O locations).
4	<b>Base Address 4 (BA4)</b> — R/W. When SCC is 01h, this bit will be R/W resulting in requesting 16B of I/O space.
3:1	Reserved
0	<b>Resource Type Indicator (RTE)</b> — RO. Hardwired to 1 to indicate a request for I/O space.



### 14.1.14 SIDPBA – SATA Index/Data Pair Base Address Register (SATA-D31:F5)

Address Offset: 24h–27h                      Attribute: R/W, RO  
 Default Value: 00000000h                  Size: 32 bits

When SCC is 01h

When the programming interface is IDE, the register represents an I/O BAR allocating 16B of I/O space for the I/O mapped registers defined in Section 14.3. Note that although 16B of locations are allocated, some maybe reserved.

Bit	Description
31:16	Reserved
15:4	<b>Base Address (BA)</b> – R/W. Base address of register I/O space
3:1	Reserved
0	<b>Resource Type Indicator (RTE)</b> – RO. Hardwired to 1 to indicate a request for I/O space.

### 14.1.15 SVID—Subsystem Vendor Identification Register (SATA-D31:F5)

Address Offset: 2Ch–2Dh                      Attribute: R/WO  
 Default Value: 0000h                      Size: 16 bits  
 Lockable: No                                  Power Well: Core  
 Function Level Reset: No

Bit	Description
15:0	<b>Subsystem Vendor ID (SVID)</b> – R/WO. Value is written by BIOS. No hardware action taken on this value.

### 14.1.16 SID—Subsystem Identification Register (SATA-D31:F5)

Address Offset: 2Eh–2Fh                      Attribute: R/WO  
 Default Value: 0000h                      Size: 16 bits  
 Lockable: No                                  Power Well: Core

Bit	Description
15:0	<b>Subsystem ID (SID)</b> – R/WO. Value is written by BIOS. No hardware action taken on this value.

### 14.1.17 CAP—Capabilities Pointer Register (SATA-D31:F5)

Address Offset: 34h                              Attribute: RO  
 Default Value: 70h                              Size: 8 bits

Bit	Description
7:0	<b>Capabilities Pointer (CAP_PTR)</b> – RO. Indicates that the first capability pointer offset is 70h if the Sub Class Code (SCC) (Dev 31:F2:0Ah) is configure as IDE mode (value of 01).



### 14.1.18 INT\_LN—Interrupt Line Register (SATA–D31:F5)

Address Offset: 3Ch Attribute: R/W  
 Default Value: 00h Size: 8 bits  
 Function Level Reset: No

Bit	Description
7:0	<b>Interrupt Line</b> — R/W. This field is used to communicate to software the interrupt line that the interrupt pin is connected to. These bits are not reset by FLR.

### 14.1.19 INT\_PN—Interrupt Pin Register (SATA–D31:F5)

Address Offset: 3Dh Attribute: RO  
 Default Value: See Register Description Size: 8 bits

Bit	Description
7:0	<b>Interrupt Pin</b> — RO. This reflects the value of D31IP.SIP1 (Chipset Config Registers:Offset 3100h:bits 11:8).

### 14.1.20 IDE\_TIM—IDE Timing Register (SATA–D31:F5)

Address Offset: Primary: 40h–41h Attribute: R/W  
 Secondary: 42h–43h  
 Default Value: 0000h Size: 16 bits

Bits 14:12 and 9:0 of this register are R/W to maintain software compatibility. These bits have no effect on hardware.

Bit	Description
15	<b>IDE Decode Enable (IDE)</b> — R/W. Individually enable/disable the Primary or Secondary decode. 0 = Disable. 1 = Enables the PCH to decode the associated Command Block and Control Block.
14:12	<b>IDE_TIM Field 2</b> — R/W. This field is R/W to maintain software compatibility. This field has no effect on hardware.
11:10	Reserved
9:0	<b>IDE_TIM Field 1</b> — R/W. This field is R/W to maintain software compatibility. This field has no effect on hardware.

### 14.1.21 SDMA\_CNT—Synchronous DMA Control Register (SATA–D31:F5)

Address Offset: 48h Attribute: R/W  
 Default Value: 00h Size: 8 bits

**Note:** This register is R/W to maintain software compatibility. These bits have no effect on hardware.

Bit	Description
7:3	Reserved
2	<b>Secondary Master ATAx Enable (SDAE0)</b> — R/W. 0 = Disable (default) 1 = Enable DMA timing modes for the secondary master device.
1	Reserved





Bit	Description
0	<b>Primary Master ATAx Enable (PDAE0)</b> — R/W. 0 = Disable (default) 1 = Enable DMA timing modes for the primary master device

### 14.1.22 SDMA\_TIM—Synchronous DMA Timing Register (SATA-D31:F5)

Address Offset: 4Ah–4Bh                      Attribute: R/W  
Default Value: 0000h                      Size: 16 bits

**Note:** This register is R/W to maintain software compatibility. These bits have no effect on hardware.

Bit	Description
15:10	Reserved
9:8	<b>SDMA_TIM Field 2</b> — R/W. This field is R/W to maintain software compatibility. This field has no effect on hardware.
7:2	Reserved
1:0	<b>SDMA_TIM Field 1</b> — R/W. This field is R/W to maintain software compatibility. This field has no effect on hardware.

### 14.1.23 IDE\_CONFIG—IDE I/O Configuration Register (SATA-D31:F5)

Address Offset: 54h–57h                      Attribute: R/W  
Default Value: 00000000h                      Size: 32 bits

**Note:** This register is R/W to maintain software compatibility. These bits have no effect on hardware.

Bit	Description
31:24	Reserved
23:16	<b>IDE_CONFIG Field 6</b> — R/W. This field is R/W to maintain software compatibility. This field has no effect on hardware.
15	Reserved
14	<b>IDE_CONFIG Field 5</b> — R/W. This field is R/W to maintain software compatibility. This field has no effect on hardware.
13	Reserved
12	<b>IDE_CONFIG Field 4</b> — R/W. This field is R/W to maintain software compatibility. This field has no effect on hardware.
11:8	Reserved
7:4	<b>IDE_CONFIG Field 3</b> — R/W. This field is R/W to maintain software compatibility. This field has no effect on hardware.
3	Reserved
2	<b>IDE_CONFIG Field 2</b> — R/W. This field is R/W to maintain software compatibility. This field has no effect on hardware.
1	Reserved
0	<b>IDE_CONFIG Field 1</b> — R/W. This field is R/W to maintain software compatibility. This field has no effect on hardware.



### 14.1.24 PID—PCI Power Management Capability Identification Register (SATA–D31:F5)

Address Offset: 70h–71h                      Attribute:                      RO  
Default Value: B001h                      Size:                      16 bits

Bits	Description
15:8	<b>Next Capability (NEXT)</b> — RO. When SCC is 01h, this field will be B0h indicating the next item is FLR Capability Pointer in the list.
7:0	<b>Capability ID (CID)</b> — RO. Indicates that this pointer is a PCI power management.

### 14.1.25 PC—PCI Power Management Capabilities Register (SATA–D31:F5)

Address Offset: 72h–73h                      Attribute:                      RO  
Default Value: 4003h                      Size:                      16 bits


Bits	Description
15:11	<b>PME Support (PME_SUP)</b> — RO. By default with SCC = 01h, the default value of 00000 indicates no PME support in IDE mode.
10	<b>D2 Support (D2_SUP)</b> — RO. Hardwired to 0. The D2 state is not supported
9	<b>D1 Support (D1_SUP)</b> — RO. Hardwired to 0. The D1 state is not supported
8:6	<b>Auxiliary Current (AUX_CUR)</b> — RO. PME# from D3 <sub>COLD</sub> state is not supported, therefore this field is 000b.
5	<b>Device Specific Initialization (DSI)</b> — RO. Hardwired to 0 to indicate that no device-specific initialization is required.
4	Reserved
3	<b>PME Clock (PME_CLK)</b> — RO. Hardwired to 0 to indicate that PCI clock is not required to generate PME#.
2:0	<b>Version (VER)</b> — RO. Hardwired to 011 to indicates support for Revision 1.2 of the PCI Power Management Specification.



### 14.1.26 PMCS—PCI Power Management Control and Status Register (SATA–D31:F5)

Address Offset: 74h–75h Attribute: RO, R/W, R/WC  
 Default Value: 0008h Size: 16 bits  
 Function Level Reset: No (Bits 8 and 15 only)

Bits	Description
15	<p><b>PME Status (PMES)</b> — R/WC. Bit is set when a PME event is to be requested, and if this bit and PMEE is set, a PME# will be generated from the SATA controller.</p> <p><b>Note:</b> When SCC=01h this bit will be RO 0. Software is advised to clear PMEE together with PMES prior to changing SCC through MAP.SMS.</p> <p>This bit is not reset by Function Level Reset.</p>
14:9	Reserved
8	<p><b>PME Enable (PMEE)</b> — R/W. When SCC is not 01h, this bit R/W. When set, the SATA controller generates PME# form D3<sub>HOT</sub> on a wake event.</p> <p><b>Note:</b> When SCC=01h this bit will be RO 0. Software is advised to clear PMEE together with PMES prior to changing SCC through MAP.SMS.</p> <p>This bit is not reset by Function Level Reset.</p>
7:4	Reserved
3	<p><b>No Soft Reset (NSFRST)</b> — RO. These bits are used to indicate whether devices transitioning from D3<sub>HOT</sub> state to D0 state will perform an internal reset.</p> <p>0 = Device transitioning from D3<sub>HOT</sub> state to D0 state perform an internal reset.          1 = Device transitioning from D3<sub>HOT</sub> state to D0 state do not perform an internal reset.</p> <p>Configuration content is preserved. Upon transition from the D3<sub>HOT</sub> state to D0 state initialized state, no additional operating system intervention is required to preserve configuration context beyond writing to the PowerState bits.</p> <p>Regardless of this bit, the controller transition from D3<sub>HOT</sub> state to D0 state by a system or bus segment reset will return to the state D0 uninitialized with only PME context preserved if PME is supported and enabled.</p>
2	Reserved
1:0	<p><b>Power State (PS)</b> — R/W. These bits are used both to determine the current power state of the SATA controller and to set a new power state.</p> <p>00 = D0 state          11 = D3<sub>HOT</sub> state</p> <p>When in the D3<sub>HOT</sub> state, the controller's configuration space is available, but the I/O and memory spaces are not. Additionally, interrupts are blocked.</p>



### 14.1.27 MAP—Address Map Register (SATA–D31:F5)

Address Offset: 90h–91h                                  Attribute:                         R/W, R/WO, RO  
 Default Value: 0000h                                     Size:                                bits  
 Function Level Reset: No (Bits 9:8 only)

Bits	Description
15:8	Reserved
7:6	<b>SATA Mode Select (SMS)</b> — R/W. Software programs these bits to control the mode in which the SATA Controller should operate. 00b = IDE Mode All other combinations are reserved.
5:2	Reserved
1:0	<b>Map Value (MV)</b> — Reserved.

### 14.1.28 PCS—Port Control and Status Register (SATA–D31:F5)

Address Offset: 92h–93h                                  Attribute:                         R/W, RO  
 Default Value: 0000h                                     Size:                                16 bits  
 Function Level Reset: No

By default, the SATA ports are set to the disabled state (bits [5:0] = 0). When enabled by software, the ports can transition between the on, partial, and slumber states and can detect devices. When disabled, the port is in the “off” state and cannot detect any devices.

If an AHCI-aware or RAID enabled operating system is being booted then system BIOS shall insure that all supported SATA ports are enabled prior to passing control to the OS. Once the AHCI aware OS is booted it becomes the enabling/disabling policy owner for the individual SATA ports. This is accomplished by manipulating a port’s PxsCTL and PxCMD fields. Because an AHCI or RAID aware OS will typically not have knowledge of the Px\* bits and because the Px\* bits act as master on/off switches for the ports, pre-boot software must insure that these bits are set to 1 prior to booting the OS, regardless as to whether or not a device is currently on the port.

Bits	Description
15:10	Reserved
9	<b>Port 5 Present (P5P)</b> — RO. The status of this bit may change at any time. This bit is cleared when the port is disabled using P1E. This bit is not cleared upon surprise removal of a device. 0 = No device detected. 1 = The presence of a device on Port 1 has been detected.
8	<b>Port 4 Present (P4P)</b> — RO. The status of this bit may change at any time. This bit is cleared when the port is disabled using P0E. This bit is not cleared upon surprise removal of a device. 0 = No device detected. 1 = The presence of a device on Port 0 has been detected.
7:2	Reserved
1	<b>Port 5 Enabled (P5E)</b> — R/W. 0 = Disabled. The port is in the ‘off’ state and cannot detect any devices. 1 = Enabled. The port can transition between the on, partial, and slumber states and can detect devices. This bit is read-only 0 when MAP.SPD[1]= 1 pr is a PCIe Port.
0	<b>Port 4 Enabled (P4E)</b> — R/W. 0 = Disabled. The port is in the ‘off’ state and cannot detect any devices. 1 = Enabled. The port can transition between the on, partial, and slumber states and can detect devices. This bit is read-only 0 when MAP.SPD[0]= 1 or is a PCIe Port.



### 14.1.29 SATACR0— SATA Capability Register 0 (SATA–D31:F5)

Address Offset: A8h–ABh                      Attribute:              RO, R/WO  
 Default Value: 0010B012h                  Size:                    32 bits  
 Function Level Reset: No (Bits 15:8 only)

**Note:** When SCC is 01h this register is read-only 0.

Bit	Description
31:24	Reserved
23:20	<b>Major Revision (MAJREV)</b> — RO. Major revision number of the SATA Capability Pointer implemented.
19:16	<b>Minor Revision (MINREV)</b> — RO. Minor revision number of the SATA Capability Pointer implemented.
15:8	<b>Next Capability Pointer (NEXT)</b> — R/WO. Points to the next capability structure.
7:0	<b>Capability ID (CAP)</b> — RO. The value of 12h has been assigned by the PCI SIG to designate the SATA capability pointer.

### 14.1.30 SATACR1— SATA Capability Register 1 (SATA–D31:F5)

Address Offset: ACh–AFh                      Attribute:              RO  
 Default Value: 00000048h                  Size:                    32 bits

When SCC is 01h this register is read-only 0.

Bit	Description
31:16	Reserved
15:4	<b>BAR Offset (BAROFST)</b> — RO. Indicates the offset into the BAR where the index/Data pair are located (in DWord granularity). The index and Data I/O registers are located at offset 10h within the I/O space defined by LBAR (BAR4). A value of 004h indicates offset 10h.
3:0	<b>BAR Location (BARLOC)</b> — RO. Indicates the absolute PCI Configuration Register address of the BAR containing the Index/Data pair (in DWord granularity). The Index and Data I/O registers reside within the space defined by LBAR (BAR4) in the SATA controller. a value of 8h indicates and offset of 20h, which is LBAR (BAR4).

**14.1.31 FLRCID— FLR Capability ID Register (SATA-D31:F5)**

Address Offset: B0h–B1h                      Attribute:                      RO  
 Default Value: 0009h                      Size:                      16 bits

Bit	Description
15:8	<b>Next Capability Pointer</b> — RO. A value of 00h indicates the final item in the Capability List.
7:0	<b>Capability ID</b> — RO. The value of this field depends on the FLRCSSEL bit. If FLRCSSEL = 0, this field is 13h If FLRCSSEL = 1, this field is 00h.

**14.1.32 FLRCLV— FLR Capability Length and Value Register (SATA-D31:F5)**

Address Offset: B2h–B3h                      Attribute:                      RO, R/WO  
 Default Value: 2006h                      Size:                      16 bits  
 Function Level Reset: No (Bits 9:8 only)

When FLRCSSEL = 0, this register is RO:

Bit	Description
15:10	Reserved
9	<b>FLR Capability</b> — R/WO. This field indicates support for Function Level Reset.
8	<b>TXP Capability</b> — R/WO. This field indicates support for the Transactions Pending (TXP) bit. TXP must be supported if FLR is supported.
7:0	<b>Capability Length</b> — RO. This field indicates the number of bytes of the Vendor Specific capability as required by the PCI specification. It has the value of 06h for FLR Capability.

**14.1.33 FLRCTRL— FLR Control Register (SATA-D31:F5)**

Address Offset: B4h–B5h                      Attribute:                      R/W, RO  
 Default Value: 0000h                      Size:                      16 bits

Bit	Description
15:9	Reserved
8	<b>Transactions Pending (TXP)</b> — RO. 0 = Completions for all Non-Posted requests have been received by the controller. 1 = Controller has issued Non-Posted request which has not been completed.
7:1	Reserved
0	<b>Initiate FLR</b> — R/W. Used to initiate FLR transition. A write of 1 indicates FLR transition.



### 14.1.34 ATC—APM Trapping Control Register (SATA–D31:F5)

Address Offset: C0h    Attribute: R/W  
 Default Value: 00h    Size: 8 bits

**Note:** This SATA controller does not support legacy I/O access. Therefore, this register is reserved. Software shall not change the default values of the register; otherwise, the result will be undefined.

Bit	Description
7:0	Reserved

### 14.1.35 ATC—APM Trapping Control Register (SATA–D31:F5)

Address Offset: C4h    Attribute: R/WC  
 Default Value: 00h    Size: 8 bits

**Note:** This SATA controller does not support legacy I/O access. Therefore, this register is reserved. Software shall not change the default values of the register; otherwise the result will be undefined.

Bit	Description
7:0	Reserved

## 14.2 Bus Master IDE I/O Registers (D31:F5)

The bus master IDE function uses 16 bytes of I/O space, allocated using the BAR register, located in D31:F2 Configuration space, offset 20h. All bus master IDE I/O space registers can be accessed as byte, word, or DWord quantities. Reading reserved bits returns an indeterminate, inconsistent value, and writes to reserved bits have no affect (but should not be attempted). These registers are only used for legacy operation. Software must not use these registers when running AHCI. The description of the I/O registers is shown in [Table 14-2](#).

**Table 14-2. Bus Master IDE I/O Register Address Map**

BAR+ Offset	Mnemonic	Register	Default	Attribute
00	BMICP	Command Register Primary	00h	R/W
01	—	Reserved	—	RO
02	BMISP	Bus Master IDE Status Register Primary	00h	R/W, R/WC, RO
03	—	Reserved	—	RO
04–07	BMIDP	Bus Master IDE Descriptor Table Pointer Primary	xxxxxxxh	R/W
08	BMICS	Command Register Secondary	00h	R/W
09	—	Reserved	—	RO
0Ah	BMISS	Bus Master IDE Status Register Secondary	00h	R/W, R/WC, RO
0Bh	—	Reserved	—	RO
0Ch–0Fh	BMIDS	Bus Master IDE Descriptor Table Pointer Secondary	xxxxxxxh	R/W



### 14.2.1 BMIC[P,S]—Bus Master IDE Command Register (D31:F5)

Address Offset: Primary: BAR + 00h      Attribute: R/W  
 Secondary: BAR + 08h  
 Default Value: 00h      Size: 8 bits

Bit	Description
7:4	Reserved
3	<b>Read / Write Control (R/WC)</b> — R/W. This bit sets the direction of the bus master transfer: This bit must NOT be changed when the bus master function is active. 0 = Memory reads 1 = Memory writes
2:1	Reserved
0	<b>Start/Stop Bus Master (START)</b> — R/W. 0 = All state information is lost when this bit is cleared. Master mode operation cannot be stopped and then resumed. If this bit is reset while bus master operation is still active (that is, the Bus Master IDE Active bit (D31:F5:BAR + 02h, bit 0) of the Bus Master IDE Status register for that IDE channel is set) and the drive has not yet finished its data transfer (the Interrupt bit in the Bus Master IDE Status register for that IDE channel is not set), the bus master command is said to be aborted and data transferred from the drive may be discarded instead of being written to system memory. 1 = Enables bus master operation of the controller. Bus master operation does not actually start unless the Bus Master Enable bit (D31:F5:04h, bit 2) in PCI configuration space is also set. Bus master operation begins when this bit is detected changing from 0 to 1. The controller will transfer data between the IDE device and memory only when this bit is set. Master operation can be halted by writing a 0 to this bit.  <b>Note:</b> This bit is intended to be cleared by software after the data transfer is completed, as indicated by either the Bus Master IDE Active bit being cleared or the Interrupt bit of the Bus Master IDE Status register for that IDE channel being set, or both. Hardware does not clear this bit automatically. If this bit is cleared to 0 prior to the DMA data transfer being initiated by the drive in a device to memory data transfer, then the PCH will not send DMAT to terminate the data transfer. SW intervention (such as, sending SRST) is required to reset the interface in this condition.

### 14.2.2 BMIS[P,S]—Bus Master IDE Status Register (D31:F5)

Address Offset: Primary: BAR + 02h      Attribute: R/W, R/WC, RO  
 Secondary: BAR + 0Ah  
 Default Value: 00h      Size: 8 bits

Bit	Description
7	<b>PRD Interrupt Status (PRDIS)</b> — R/WC. 0 = Software clears this bit by writing a 1 to it. 1 = This bit is set when the host controller execution of a PRD that has its PRD_INT bit set.
6	Reserved
5	<b>Drive 0 DMA Capable</b> — R/W. 0 = Not Capable 1 = Capable. Set by device dependent code (BIOS or device driver) to indicate that drive 0 for this channel is capable of DMA transfers, and that the controller has been initialized for optimum performance. The PCH does not use this bit. It is intended for systems that do not attach BMIDE to the PCI bus.
4:3	Reserved





Bit	Description
2	<b>Interrupt</b> — R/WC. 0 = Software clears this bit by writing a 1 to it. 1 = Set when a device FIS is received with the 'I' bit set, provided that software has not disabled interrupts using the IEN bit of the Device Control Register (see chapter 5 of the <i>Serial ATA Specification</i> , Revision 1.0a).
1	<b>Error</b> — R/WC. 0 = Software clears this bit by writing a 1 to it. 1 = This bit is set when the controller encounters a target abort or master abort when transferring data on PCI.
0	<b>Bus Master IDE Active (ACT)</b> — RO. 0 = This bit is cleared by the PCH when the last transfer for a region is performed, where EOT for that region is set in the region descriptor. It is also cleared by the PCH when the Start Bus Master bit (D31:F5:BAR+ 00h, bit 0) is cleared in the Command register. When this bit is read as a 0, all data transferred from the drive during the previous bus master command is visible in system memory, unless the bus master command was aborted. 1 = Set by the PCH when the Start bit is written to the Command register.

### 14.2.3 BMID[P,S]—Bus Master IDE Descriptor Table Pointer Register (D31:F5)

Address Offset: Primary: BAR + 04h–07h Attribute: R/W  
 Secondary: BAR + 0Ch–0Fh  
 Default Value: All bits undefined Size: 32 bits

Bit	Description
31:2	<b>Address of Descriptor Table (ADDR)</b> — R/W. The bits in this field correspond to bits [31:2] of the memory location of the Physical Region Descriptor (PRD). The Descriptor Table must be DWord-aligned. The Descriptor Table must not cross a 64-K boundary in memory.
1:0	Reserved



## 14.3 Serial ATA Index/Data Pair Superset Registers

All of these I/O registers are in the core well. They are exposed only when SCC is 01h (that is, IDE programming interface) and the controller is not in combined mode. These are Index/Data Pair registers that are used to access the SerialATA superset registers (SerialATA Status, SerialATA Control and SerialATA Error). The I/O space for these registers is allocated through SIDPBA. Locations with offset from 08h to 0Fh are reserved for future expansion. Software-write operations to the reserved locations shall have no effect while software-read operations to the reserved locations shall return 0.

### 14.3.1 SINDX—SATA Index Register (D31:F5)

Address Offset: SIDPBA + 00h                      Attribute:                      R/W  
 Default Value: 00000000h                      Size:                      32 bits

**Note:** These are Index/Data Pair Registers that are used to access the SSTS, SCTL, and SERR. The I/O space for these registers is allocated through SIDPBA.

Bit	Description
31:16	Reserved
15:8	<b>Port Index (PIDX)</b> — R/W. This Index field is used to specify the port of the SATA controller at which the port-specific SSTS, SCTL, and SERR registers are located. 00h = Primary Master (Port 4) 02h = Secondary Master (Port 5) All other values are Reserved.
7:0	<b>Register Index (RIDX)</b> — R/W. This Index field is used to specify one out of three registers currently being indexed into. 00h = SSTS 01h = SCTL 02h = SERR All other values are Reserved

### 14.3.2 SDATA—SATA Index Data Register (D31:F5)

Address Offset: SIDPBA + 04h                      Attribute:                      R/W  
 Default Value: All bits undefined                      Size:                      32 bits

**Note:** These are Index/Data Pair Registers that are used to access the SSTS, SCTL, and SERR. The I/O space for these registers is allocated through SIDPBA.

Bit	Description
31:0	<b>Data (DATA)</b> — R/W. This Data register is a “window” through which data is read or written to the memory mapped registers. A read or write to this Data register triggers a corresponding read or write to the memory mapped register pointed to by the Index register. The Index register must be setup prior to the read or write to this Data register. Note that a physical register is not actually implemented as the data is actually stored in the memory mapped registers. Since this is not a physical register, the “default” value is the same as the default value of the register pointed to by Index.



**14.3.2.1 PxSSTS—Serial ATA Status Register (D31:F5)**

Address Offset: Attribute: RO  
 Default Value: 00000000h Size: 32 bits

SDATA when SINDX.RIDX is 00h. This is a 32-bit register that conveys the current state of the interface and host. The PCH updates it continuously and asynchronously. When the PCH transmits a COMRESET to the device, this register is updated to its reset values.

Bit	Description										
31:12	Reserved										
11:8	<p><b>Interface Power Management (IPM)</b> — RO. Indicates the current interface state:</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Device not present or communication not established</td> </tr> <tr> <td>1h</td> <td>Interface in active state</td> </tr> <tr> <td>2h</td> <td>Interface in PARTIAL power management state</td> </tr> <tr> <td>6h</td> <td>Interface in SLUMBER power management state</td> </tr> </tbody> </table> <p>All other values reserved.</p>	Value	Description	0h	Device not present or communication not established	1h	Interface in active state	2h	Interface in PARTIAL power management state	6h	Interface in SLUMBER power management state
Value	Description										
0h	Device not present or communication not established										
1h	Interface in active state										
2h	Interface in PARTIAL power management state										
6h	Interface in SLUMBER power management state										
7:4	<p><b>Current Interface Speed (SPD)</b> — RO. Indicates the negotiated interface communication speed.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Device not present or communication not established</td> </tr> <tr> <td>1h</td> <td>Generation 1 communication rate negotiated</td> </tr> <tr> <td>2h</td> <td>Generation 2 communication rate negotiated</td> </tr> </tbody> </table> <p>All other values reserved.</p> <p>The PCH Supports Gen 1 communication rates (1.5 Gb/s), Gen 2 rates (3.0 Gb/s)</p>	Value	Description	0h	Device not present or communication not established	1h	Generation 1 communication rate negotiated	2h	Generation 2 communication rate negotiated		
Value	Description										
0h	Device not present or communication not established										
1h	Generation 1 communication rate negotiated										
2h	Generation 2 communication rate negotiated										
3:0	<p><b>Device Detection (DET)</b> — RO. Indicates the interface device detection and Phy state:</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>No device detected and Phy communication not established</td> </tr> <tr> <td>1h</td> <td>Device presence detected but Phy communication not established</td> </tr> <tr> <td>3h</td> <td>Device presence detected and Phy communication established</td> </tr> <tr> <td>4h</td> <td>Phy in offline mode as a result of the interface being disabled or running in a BIST loopback mode</td> </tr> </tbody> </table> <p>All other values reserved.</p>	Value	Description	0h	No device detected and Phy communication not established	1h	Device presence detected but Phy communication not established	3h	Device presence detected and Phy communication established	4h	Phy in offline mode as a result of the interface being disabled or running in a BIST loopback mode
Value	Description										
0h	No device detected and Phy communication not established										
1h	Device presence detected but Phy communication not established										
3h	Device presence detected and Phy communication established										
4h	Phy in offline mode as a result of the interface being disabled or running in a BIST loopback mode										





### 14.3.2.3 PxSERR—Serial ATA Error Register (D31:F5)

Address Offset: Attribute: R/WC  
 Default Value: 00000000h Size: 32 bits

SDATA when SINDx.RIDX is 02h. Bits 26:16 of this register contains diagnostic error information for use by diagnostic software in validating correct operation or isolating failure modes. Bits 11:0 contain error information used by host software in determining the appropriate response to the error condition. If one or more of bits 11:8 of this register are set, the controller will stop the current transfer.

Bit	Description
31:27	Reserved
26	<b>Exchanged (X)</b> — R/WC. When set to 1, this bit indicates that a change in device presence has been detected since the last time this bit was cleared. This bit shall always be set to 1 anytime a COMINIT signal is received. This bit is reflected in the P0IS.PCS bit.
25	<b>Unrecognized FIS Type (F)</b> — R/WC. Indicates that one or more FISs were received by the Transport layer with good CRC, but had a type field that was not recognized.
24	<b>Transport state transition error (T)</b> — R/WC. Indicates that an error has occurred in the transition from one state to another within the Transport layer since the last time this bit was cleared.
23	<b>Link Sequence Error (S)</b> — R/WC. Indicates that one or more Link state machine error conditions was encountered. The Link Layer state machine defines the conditions under which the link layer detects an erroneous transition.
22	<b>Handshake (H)</b> — R/WC. Indicates that one or more R_ERR handshake response was received in response to frame transmission. Such errors may be the result of a CRC error detected by the recipient, a disparity or 8b/10b decoding error, or other error condition leading to a negative handshake on a transmitted frame.
21	<b>CRC Error (C)</b> — R/WC. Indicates that one or more CRC errors occurred with the Link Layer.
20	<b>Disparity Error (D)</b> — R/WC. This field is not used by AHCI.
19	<b>10b to 8b Decode Error (B)</b> — R/WC. Indicates that one or more 10b to 8b decoding errors occurred.
18	<b>Comm Wake (W)</b> — R/WC. Indicates that a Comm Wake signal was detected by the Phy.
17	<b>Phy Internal Error (I)</b> — R/WC. Indicates that the Phy detected some internal error.
16	<b>PhyRdy Change (N)</b> — R/WC. When set to 1, this bit indicates that the internal PhyRdy signal changed state since the last time this bit was cleared. In the PCH, this bit will be set when PhyRdy changes from a 0 -> 1 or a 1 -> 0. The state of this bit is then reflected in the PxIS.PRCs interrupt status bit and an interrupt will be generated if enabled. Software clears this bit by writing a 1 to it.
15:12	Reserved
11	<b>Internal Error (E)</b> — R/WC. The SATA controller failed due to a master or target abort when attempting to access system memory.
10	<b>Protocol Error (P)</b> — R/WC. A violation of the Serial ATA protocol was detected. <b>Note:</b> The PCH does not set this bit for all protocol violations that may occur on the SATA link.
9	<b>Persistent Communication or Data Integrity Error (C)</b> — R/WC. A communication error that was not recovered occurred that is expected to be persistent. Persistent communications errors may arise from faulty interconnect with the device, from a device that has been removed or has failed, or a number of other causes.
8	<b>Transient Data Integrity Error (T)</b> — R/WC. A data integrity error occurred that was not recovered by the interface.
7:2	Reserved
1	<b>Recovered Communications Error (M)</b> — R/WC. Communications between the device and host was temporarily lost but was re-established. This can arise from a device temporarily being removed, from a temporary loss of Phy synchronization, or from other causes and may be derived from the PhyNRdy signal between the Phy and Link layers.
0	<b>Recovered Data Integrity Error (I)</b> — R/WC. A data integrity error occurred that was recovered by the interface through a retry operation or other recovery action.

§





# 15 sSATA Controller Registers (D17:F4)

## 15.1 PCI Configuration Registers (sSATA-D17:F4)

**Note:** Address locations that are not shown should be treated as Reserved.

All of the sSATA registers are in the core well. None of the registers can be locked.

**Table 15-1. sSATA Controller PCI Register Address Map (sSATA-D17:F4) (Sheet 1 of 2)**

Offset	Mnemonic	Register Name	Default	Attribute
00h-01h	VID	Vendor Identification	8086h	RO
02h-03h	DID	Device Identification	See register description	RO
04h-05h	PCICMD	PCI Command	0000h	R/W, RO
06h-07h	PCISTS	PCI Status	02B0h	R/WC, RO
08h	RID	Revision Identification	See register description	RO
09h	PI	Programming Interface	See register description	See register description
0Ah	SCC	Sub Class Code	See register description	See register description
0Bh	BCC	Base Class Code	01h	RO
0Dh	PMLT	Primary Master Latency Timer	00h	RO
0Eh	HTYPE	Header Type	00h	RO
10h-13h	PCMD_BAR	Primary Command Block Base Address	00000001h	R/W, RO
14h-17h	PCNL_BAR	Primary Control Block Base Address	00000001h	R/W, RO
18h-1Bh	SCMD_BAR	Secondary Command Block Base Address	00000001h	R/W, RO
1Ch-1Fh	SCNL_BAR	Secondary Control Block Base Address	00000001h	R/W, RO
20h-23h	BAR	Legacy Bus Master Base Address	00000001h	R/W, RO
24h-27h	ABAR / SIDPBA	AHCI Base Address / sSATA Index Data Pair Base Address	See register description	See register description
2Ch-2Dh	SVID	Subsystem Vendor Identification	0000h	R/WO
2Eh-2Fh	SID	Subsystem Identification	0000h	R/WO
34h	CAP	Capabilities Pointer	80h	RO
3Ch	INT_LN	Interrupt Line	00h	R/W
3Dh	INT_PN	Interrupt Pin	See register description	RO
40h-41h	IDE_TIM	Primary IDE Timing Register	0000h	R/W
42h-43h	IDE_TIM	Secondary IDE Timing Register	0000h	R/W
44h	SIDETIM	Slave IDE Timing	00h	R/W
48h	SDMA_CNT	Synchronous DMA Control	00h	R/W
4Ah-4Bh	SDMA_TIM	Synchronous DMA Timing	0000h	R/W
54h-57h	IDE_CONFIG	IDE I/O Configuration	00000000h	R/W







### 15.1.2 DID—Device Identification Register (sSATA—D17:F4)

Offset Address: 02h–03h                      Attribute: RO  
 Default Value: See bit description        Size: 16 bit  
 Lockable: No                                    Power Well: Core

Bit	Description
15:0	<b>Device ID</b> — RO. This is a 16-bit value assigned to the PCH sSATA controller. <b>Note:</b> The value of this field will change dependent upon the value of the MAP Register. See Section 1.4 and Section 15.1.34 for detail.

### 15.1.3 PCICMD—PCI Command Register (sSATA—D17:F4)

Address Offset: 04h–05h                      Attribute: RO, R/W  
 Default Value: 0000h                        Size: 16 bits

Bit	Description
15:11	Reserved
10	<b>Interrupt Disable</b> — R/W. This disables pin-based INTx# interrupts. This bit has no effect on MSI operation. 0 = Internal INTx# messages are generated if there is an interrupt and MSI is not enabled. 1 = Internal INTx# messages will not be generated.
9	Reserved.
8	<b>SERR# Enable (SERR_EN)</b> — RO. Hardwired to 0.
7	Reserved.
6	<b>Parity Error Response (PER)</b> — R/W. 0 = Disabled. sSATA controller will not generate PERR# when a data parity error is detected. 1 = Enabled. sSATA controller will generate PERR# when a data parity error is detected.
5	Reserved.
4	Reserved.
3	Reserved.
2	<b>Bus Master Enable (BME)</b> — R/W. This bit controls the sSATA controller's ability to act as a master for data transfers. This bit does not impact the generation of completions for split transaction commands.
1	<b>Memory Space Enable (MSE)</b> — R/W or RO. Controls access to the sSATA controller's target memory space (for AHCI). This bit is RO 0 when not in AHCI/RAID modes.
0	<b>I/O Space Enable (IOSE)</b> — R/W. This bit controls access to the I/O space registers. 0 = Disables access to the Legacy or Native IDE ports (both Primary and Secondary) as well as the Bus Master I/O registers. 1 = Enable. Note that the Base Address register for the Bus Master registers should be programmed before this bit is set.

### 15.1.4 PCISTS — PCI Status Register (sSATA—D17:F4)

Address Offset: 06h–07h                      Attribute: R/WC, RO  
 Default Value: 02B0h                        Size: 16 bits

**Note:** For the writable bits, software must write a 1 to clear bits that are set. Writing a 0 to the bit has no effect.

Bit	Description
15	<b>Detected Parity Error (DPE)</b> — R/WC. 0 = No parity error detected by sSATA controller. 1 = sSATA controller detects a parity error on its interface.
14	<b>Signaled System Error (SSE)</b> — RO. Hardwired to 0.



Bit	Description
13	<b>Received Master Abort (RMA)</b> — R/WC. 0 = Master abort not generated. 1 = sSATA controller, as a master, generated a master abort.
12	Reserved — R/WC.
11	<b>Signaled Target Abort (STA)</b> — RO. Hardwired to 0.
10:9	<b>DEVSEL# Timing Status (DEV_STS)</b> — RO. 01 = Hardwired; Controls the device select time for the sSATA controller's PCI interface.
8	<b>Data Parity Error Detected (DPED)</b> — R/WC. For PCH, this bit can only be set on read completions received from the bus when there is a parity error. 0 = No data parity error received. 1 = sSATA controller, as a master, either detects a parity error or sees the parity error line asserted, and the parity error response bit (bit 6 of the command register) is set.
7	Reserved. Hardwired to 1.
6	Reserved
5	Reserved. Hardwired to 1.
4	<b>Capabilities List (CAP_LIST)</b> — RO. This bit indicates the presence of a capabilities list. The minimum requirement for the capabilities list must be PCI power management for the sSATA controller.
3	<b>Interrupt Status (INTS)</b> — RO. Reflects the state of INTx# messages, IRQ14 or IRQ15. 0 = Interrupt is cleared (independent of the state of Interrupt Disable bit in the command register [offset 04h]). 1 = Interrupt is to be asserted
2:0	Reserved

### 15.1.5 RID—Revision Identification Register (sSATA–D17:F4)

Offset Address: 08h                                      Attribute:                      RO  
 Default Value:    See bit description                      Size:                              8 bits

Bit	Description
7:0	<b>Revision ID</b> — RO. See <a href="#">Section 1.4</a> or the specification update for the value of the RID Register.

### 15.1.6 PI—Programming Interface Register (sSATA–D17:F4)

#### 15.1.6.1 When Sub Class Code Register (D17:F4:Offset 0Ah) = 01h

Address Offset: 09h                                      Attribute:                      R/W, RO  
 Default Value:    85h    Size:                              8 bits

Bit	Description
7	Reserved. This read-only bit is a 1 to indicate that the PCH supports bus master operation
6:4	Reserved. Will always return 0.
3	<b>Secondary Mode Native Capable (SNC)</b> — RO. Hardwired to '1' to indicate secondary controller supports both legacy and native modes.



Bit	Description
2	<b>Secondary Mode Native Enable (SNE)</b> — RO. Determines the mode that the secondary channel is operating in. 0 = Secondary controller operating in legacy (compatibility) mode 1 = Secondary controller operating in native PCI mode. If this bit is set by software, then the PNE bit (bit 0 of this register) must also be set by software. While in theory these bits can be programmed separately, such a configuration is not supported by hardware.
1	<b>Primary Mode Native Capable (PNC)</b> — RO. Hardwired to `1` to indicate primary controller supports both legacy and native modes.
0	<b>Primary Mode Native Enable (PNE)</b> — R/W Determines the mode that the primary channel is operating in. 0 = Primary controller operating in legacy (compatibility) mode. 1 = Primary controller operating in native PCI mode. If this bit is set by software, then the SNE bit (bit 2 of this register) must also be set by software simultaneously.

### 15.1.6.2 When Sub Class Code Register (D17:F4:Offset 0Ah) = 04h

Address Offset: 09h                                      Attribute: RO  
Default Value: 00h                                      Size: 8 bits

Bit	Description
7:0	<b>Interface (IF)</b> — RO. When configured as RAID, this register becomes read only 0.

### 15.1.6.3 When Sub Class Code Register (D17:F4:Offset 0Ah) = 06h

Address Offset: 09h                                      Attribute: RO  
Default Value: 01h                                      Size: 8 bits

Bit	Description
7:0	<b>Interface (IF)</b> — RO. Indicates that the sSATA Controller is an AHCI HBA that has a major revision of 1.

### 15.1.7 SCC—Sub Class Code Register (sSATA–D17:F4)

Address Offset: 0Ah                                      Attribute: RO  
Default Value: See bit description                      Size: 8 bits

Bit	Description								
7:0	<b>Sub Class Code (SCC)</b> This field specifies the sub-class code of the controller, per the table below:  <table border="1"> <thead> <tr> <th>MAP.SMS (D17:F4:Offset 90h:bit 7:6) Value</th> <th>SCC Register Value</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>01h (IDE Controller)</td> </tr> <tr> <td>01b</td> <td>06h (AHCI Controller)</td> </tr> <tr> <td>10b</td> <td>04h (RAID Controller)</td> </tr> </tbody> </table>	MAP.SMS (D17:F4:Offset 90h:bit 7:6) Value	SCC Register Value	00b	01h (IDE Controller)	01b	06h (AHCI Controller)	10b	04h (RAID Controller)
MAP.SMS (D17:F4:Offset 90h:bit 7:6) Value	SCC Register Value								
00b	01h (IDE Controller)								
01b	06h (AHCI Controller)								
10b	04h (RAID Controller)								



### 15.1.8 BCC—Base Class Code Register (sSATA-D17:F4)

Address Offset: 0Bh Attribute: RO  
Default Value: 01h Size: 8 bits

Bit	Description
7:0	<b>Base Class Code (BCC)</b> — RO. 01h = Mass storage device

### 15.1.9 PMLT—Primary Master Latency Timer Register (sSATA-D17:F4)

Address Offset: 0Dh Attribute: RO  
Default Value: 00h Size: 8 bits

Bit	Description
7:0	<b>Master Latency Timer Count (MLTC)</b> — RO. 00h = Hardwired. The sSATA controller is implemented internally, and is not arbitrated as a PCI device, so it does not need a Master Latency Timer.

### 15.1.10 HTYPE—Header Type Register (sSATA-D17:F4)

Address Offset: 0Eh Attribute: RO  
Default Value: 00h Size: 8 bits

Bit	Description
7	<b>Multi-function Device (MFD)</b> — RO. Indicates this sSATA controller is not part of a multifunction device.
6:0	<b>Header Layout (HL)</b> — RO. Indicates that the sSATA controller uses a target device layout.

### 15.1.11 PCMD\_BAR—Primary Command Block Base Address Register (sSATA-D17:F4)

Address Offset: 10h-13h Attribute: R/W, RO  
Default Value: 00000001h Size: 32 bits

Bit	Description
31:16	Reserved
15:3	<b>Base Address</b> — R/W. This field provides the base address of the I/O space (8 consecutive I/O locations).
2:1	Reserved
0	<b>Resource Type Indicator (RTE)</b> — RO. Hardwired to 1 to indicate a request for I/O space.

**Note:** This 8-byte I/O space is used in native mode for the Primary Controller's Command Block.



### 15.1.12 PCNL\_BAR—Primary Control Block Base Address Register (sSATA–D17:F4)

Address Offset: 14h–17h                      Attribute: R/W, RO  
 Default Value: 00000001h                      Size: 32 bits

Bit	Description
31:16	Reserved
15:2	<b>Base Address</b> — R/W. This field provides the base address of the I/O space (4 consecutive I/O locations).
1	Reserved
0	<b>Resource Type Indicator (RTE)</b> — RO. Hardwired to 1 to indicate a request for I/O space.

**Note:** This 4-byte I/O space is used in native mode for the Primary Controller's Control Block.

### 15.1.13 SCMD\_BAR—Secondary Command Block Base Address Register (sSATA D17:F4)

Address Offset: 18h–1Bh                      Attribute: R/W, RO  
 Default Value: 00000001h                      Size: 32 bits

Bit	Description
31:16	Reserved
15:3	<b>Base Address</b> — R/W. This field provides the base address of the I/O space (8 consecutive I/O locations).
2:1	Reserved
0	<b>Resource Type Indicator (RTE)</b> — RO. Hardwired to 1 to indicate a request for I/O space.

**Note:** This 8-byte I/O space is used in native mode for the Secondary Controller's Command Block.

### 15.1.14 SCNL\_BAR—Secondary Control Block Base Address Register (sSATA D17:F4)

Address Offset: 1Ch–1Fh                      Attribute: R/W, RO  
 Default Value: 00000001h                      Size: 32 bits

Bit	Description
31:16	Reserved
15:2	<b>Base Address</b> — R/W. This field provides the base address of the I/O space (4 consecutive I/O locations).
1	Reserved
0	<b>Resource Type Indicator (RTE)</b> — RO. Hardwired to 1 to indicate a request for I/O space.

**Note:** This 4-byte I/O space is used in native mode for the Secondary Controller's Control Block.



### 15.1.15 BAR—Legacy Bus Master Base Address Register (sSATA-D17:F4)

Address Offset: 20h-23h Attribute: R/W, RO  
Default Value: 00000001h Size: 32 bits

The Bus Master IDE interface function uses Base Address register 5 to request a 16-byte I/O space to provide a software interface to the Bus Master functions. Only 12 bytes are actually used (6 bytes for primary, 6 bytes for secondary). Only bits [15:4] are used to decode the address.

Bit	Description
31:16	Reserved
15:5	<b>Base Address</b> — R/W. This field provides the base address of the I/O space (16 consecutive I/O locations).
4	<b>Base</b> — R/W / RO. When SCC is 01h, this bit will be R/W resulting in requesting 16B of I/O space. When SCC is not 01h, this bit will be Read Only 0, resulting in requesting 32B of I/O space.
3:1	Reserved
0	<b>Resource Type Indicator (RTE)</b> — RO. Hardwired to 1 to indicate a request for I/O space.

### 15.1.16 ABAR/SIDPBA1—AHCI Base Address Register/Serial ATA Index Data Pair Base Address (sSATA-D17:F4)

When the programming interface is not IDE (that is, SCC is not 01h), this register is named ABAR. When the programming interface is IDE, this register becomes SIDPBA.

Note that hardware does not clear those BA bits when switching from IDE component to non-IDE component or vice versa. BIOS is responsible for clearing those bits to 0 since the number of writable bits changes after component switching (as indicated by a change in SCC). In the case, this register will then have to be re-programmed to a proper value.

#### 15.1.16.1 When SCC is not 01h

When the programming interface is not IDE, the register represents a memory BAR allocating space for the AHCI memory registers defined in Section 15.4.

Address Offset: 24-27h Attribute: R/W, RO  
Default Value: 00000000h Size: 32 bits

Bit	Description
31:11	<b>Base Address (BA)</b> — R/W. Base address of register memory space (aligned to 2 KB)
10:4	Reserved
3	<b>Prefetchable (PF)</b> — RO. Indicates that this range is not pre-fetchable
2:1	<b>Type (TP)</b> — RO. Indicates that this range can be mapped anywhere in 32-bit address space.
0	<b>Resource Type Indicator (RTE)</b> — RO. Hardwired to 0 to indicate a request for register memory space.

**Note:** The ABAR register must be set to a value of 0001\_0000h or greater.

#### 15.1.16.2 When SCC is 01h

When the programming interface is IDE, the register becomes an I/O BAR allocating 16 bytes of I/O space for the I/O-mapped registers defined in Section 15.2. Note that although 16 bytes of locations are allocated, only 8 bytes are used as SINDX and SDATA registers; with the remaining 8 bytes preserved for future enhancement.



Address Offset: 24h–27h                      Attribute:                      R/WO  
 Default Value: 00000001h                      Size:                      32 bits

Bit	Description
31:16	Reserved
15:4	<b>Base Address (BA)</b> — R/W. Base address of the I/O space.
3:1	Reserved
0	<b>Resource Type Indicator (RTE)</b> — RO. Indicates a request for I/O space.

### 15.1.17 SVID—Subsystem Vendor Identification Register (sSATA–D17:F4)

Address Offset: 2Ch–2Dh                      Attribute:                      R/WO  
 Default Value: 0000h                      Size:                      16 bits  
 Lockable: No                      Power Well:                      Core  
 Function Level Reset: No

Bit	Description
15:0	<b>Subsystem Vendor ID (SVID)</b> — R/WO. Value is written by BIOS. No hardware action taken on this value.

### 15.1.18 SID—Subsystem Identification Register (sSATA–D17:F4)

Address Offset: 2Eh–2Fh                      Attribute:                      R/WO  
 Default Value: 0000h                      Size:                      16 bits  
 Lockable: No                      Power Well:                      Core  
 Function Level Reset: No

Bit	Description
15:0	<b>Subsystem ID (SID)</b> — R/WO. Value is written by BIOS. No hardware action taken on this value.

### 15.1.19 CAP—Capabilities Pointer Register (sSATA–D17:F4)

Address Offset: 34h                      Attribute:                      RO  
 Default Value: 80h                      Size:                      8 bits

Bit	Description
7:0	<b>Capabilities Pointer (CAP_PTR)</b> — RO. Indicates that the first capability pointer offset is 80h. This value changes to 70h if the Sub Class Code (SCC) (Dev 17:F4:0Ah) is configure as IDE mode (value of 01).

### 15.1.20 INT\_LN—Interrupt Line Register (sSATA–D17:F4)

Address Offset: 3Ch                      Attribute:                      R/W  
 Default Value: 00h                      Size:                      8 bits  
 Function Level Reset: No

Bit	Description
7:0	<b>Interrupt Line</b> — R/W. This field is used to communicate to software the interrupt line that the interrupt pin is connected to. Interrupt Line register is not reset by FLR.



### 15.1.21 INT\_PN—Interrupt Pin Register (sSATA–D17:F4)

Address Offset: 3Dh Attribute: RO  
Default Value: See Register Description Size: 8 bits

Bit	Description
7:0	<b>Interrupt Pin</b> — RO.

### 15.1.22 IDE\_TIM—IDE Timing Register (sSATA–D17:F4)

Address Offset: Primary: 40h–41h Attribute: R/W  
Secondary: 42h–43h  
Default Value: 0000h Size: 16 bits

Bits 14:12 and 9:0 of this register are R/W to maintain software compatibility. These bits have no effect on hardware.

Bit	Description
15	<b>IDE Decode Enable (IDE)</b> — R/W. Individually enable/disable the Primary or Secondary decode. 0 = Disable. 1 = Enables the PCH to decode the associated Command Block (1F0–1F7h for primary, 170–177h for secondary, or their native mode BAR equivalents) and Control Block (3F6h for primary, 376h for secondary, or their native mode BAR equivalents). This bit effects the IDE decode ranges for both legacy and native-mode decoding.
14:12	<b>IDE_TIM Field 2</b> — R/W. This field is R/W to maintain software compatibility. This field has no effect on hardware.
11:10	Reserved
9:0	<b>IDE_TIM Field 1</b> — R/W. This field is R/W to maintain software compatibility. This field has no effect on hardware.

### 15.1.23 SIDETIM—Slave IDE Timing Register (sSATA–D17:F4)

Address Offset: 44h Attribute: R/W  
Default Value: 00h Size: 8 bits

**Note:** This register is R/W to maintain software compatibility. These bits have no effect on hardware.

Bit	Description
7:0	<b>SIDETIM Field 1</b> — R/W. This field is R/W to maintain software compatibility. This field has no effect on hardware.





### 15.1.24 SDMA\_CNT—Synchronous DMA Control Register (sSATA-D17:F4)

Address Offset: 48h                                      Attribute: R/W  
 Default Value: 00h                                      Size: 8 bits

**Note:** This register is R/W to maintain software compatibility. These bits have no effect on hardware.

Bit	Description
7:4	Reserved
3:0	<b>SDMA_CNT Field 1</b> — R/W. This field is R/W to maintain software compatibility. This field has no effect on hardware.

### 15.1.25 SDMA\_TIM—Synchronous DMA Timing Register (sSATA-D17:F4)

Address Offset: 4Ah–4Bh                                      Attribute: R/W  
 Default Value: 0000h                                      Size: 16 bits

**Note:** This register is R/W to maintain software compatibility. These bits have no effect on hardware.

Bit	Description
15:14	Reserved
13:12	<b>SDMA_TIM Field 4</b> — R/W. This field is R/W to maintain software compatibility. This field has no effect on hardware.
11:10	Reserved
9:8	<b>SDMA_TIM Field 3</b> — R/W. This field is R/W to maintain software compatibility. This field has no effect on hardware.
7:6	Reserved
5:4	<b>SDMA_TIM Field 2</b> — R/W. This field is R/W to maintain software compatibility. This field has no effect on hardware.
3:2	Reserved
1:0	<b>SDMA_TIM Field 1</b> — R/W. This field is R/W to maintain software compatibility. This field has no effect on hardware.

### 15.1.26 IDE\_CONFIG—IDE I/O Configuration Register (sSATA-D17:F4)

Address Offset: 54h–57h                                      Attribute: R/W  
 Default Value: 00000000h                                      Size: 32 bits

**Note:** This register is R/W to maintain software compatibility. These bits have no effect on hardware.

Bit	Description
31:24	Reserved



Bit	Description
23:12	<b>IDE_CONFIG Field 2</b> — R/W. This field is R/W to maintain software compatibility. This field has no effect on hardware.
11:8	Reserved
7:0	<b>IDE_CONFIG Field 1</b> — R/W. This field is R/W to maintain software compatibility. This field has no effect on hardware.

### 15.1.27 PID—PCI Power Management Capability Identification Register (sSATA–D17:F4)

Address Offset: 70h–71h                      Attribute: RO  
 Default Value: See Register Description    Size: 16 bits

Bits	Description
15:8	<b>Next Capability (NEXT)</b> — R/W. A8h is the location of the Serial ATA capability structure. A8h is the recommended setting for non-IDE mode. If the controller is to operate in IDE mode, BIOS is requested to program this field to 00h. <b>Note:</b> Refer to the SGC.REGLOCK description in order to lock the register to become RO.
7:0	<b>Capability ID (CID)</b> — RO. Hardwired to 01h. Indicates that this pointer is a PCI power management.

### 15.1.28 PC—PCI Power Management Capabilities Register (sSATA–D17:F4)

Address Offset: 72h–73h                      Attribute: RO  
 Default Value: See Register Description    Size: 16 bits

Bits	Description
15:11	<b>PME Support (PME_SUP)</b> — RO. 00000 = If SCC = 01h, indicates no PME support in IDE mode. 01000 = If SCC is not 01h, in a non-IDE mode, indicates PME# can be generated from the D3 <sub>HOT</sub> state in the sSATA host controller.
10	<b>D2 Support (D2_SUP)</b> — RO. Hardwired to 0. The D2 state is not supported
9	<b>D1 Support (D1_SUP)</b> — RO. Hardwired to 0. The D1 state is not supported
8:6	<b>Auxiliary Current (AUX_CUR)</b> — RO. PME# from D3 <sub>COLD</sub> state is not supported, therefore this field is 000b.
5	<b>Device Specific Initialization (DSI)</b> — RO. Hardwired to 0 to indicate that no device-specific initialization is required.
4	Reserved
3	<b>PME Clock (PME_CLK)</b> — RO. Hardwired to 0 to indicate that PCI clock is not required to generate PME#.
2:0	<b>Version (VER)</b> — RO. Hardwired to 011 to indicates support for Revision 1.2 of the PCI Power Management Specification.



### 15.1.29 PMCS—PCI Power Management Control and Status Register (sSATA–D17:F4)

Address Offset: 74h–75h Attribute: R/W, R/WC  
 Default Value: 0008h Size: 16 bits  
 Function Level Reset: No (Bits 8 and 15)

Bits	Description
15	<p><b>PME Status (PMES)</b> — R/WC. Bit is set when a PME event is to be requested, and if this bit and PMEE is set, a PME# will be generated from the sSATA controller</p> <p><b>Note:</b> Whenever SCC = 01h, hardware will automatically change the attribute of this bit to RO 0. Software is advised to clear PMEE and PMES together prior to changing SCC thru MAP.SMS. This bit is not reset by Function Level Reset.</p>
14:9	Reserved
8	<p><b>PME Enable (PMEE)</b> — R/W. When set, the sSATA controller asserts PME# when exiting D3<sub>HOT</sub> on a wake event.</p> <p><b>Note:</b> Whenever SCCSCC = 01h, hardware will automatically change the attribute of this bit to RO 0. Software is advised to clear PMEE and PMES together prior to changing SCC thru MAP.SMS. This bit is not reset by Function Level Reset.</p>
7:4	Reserved
3	<p><b>No Soft Reset (NSFRST)</b> — RO. These bits are used to indicate whether devices transitioning from D3<sub>HOT</sub> state to D0 state will perform an internal reset.</p> <p>0 = Device transitioning from D3<sub>HOT</sub> state to D0 state perform an internal reset.          1 = Device transitioning from D3<sub>HOT</sub> state to D0 state do not perform an internal reset.</p> <p>Configuration content is preserved. Upon transition from the D3<sub>HOT</sub> state to D0 state initialized state, no additional operating system intervention is required to preserve configuration context beyond writing to the PowerState bits.</p> <p>Regardless of this bit, the controller transition from D3<sub>HOT</sub> state to D0 state by a system or bus segment reset will return to the state D0 uninitialized with only PME context preserved if PME is supported and enabled.</p>
2	Reserved
1:0	<p><b>Power State (PS)</b> — R/W. These bits are used both to determine the current power state of the sSATA controller and to set a new power state.</p> <p>00 = D0 state          11 = D3<sub>HOT</sub> state</p> <p>When in the D3<sub>HOT</sub> state, the controller's configuration space is available, but the I/O and memory spaces are not. Additionally, interrupts are blocked.</p>

### 15.1.30 MSICI—Message Signaled Interrupt Capability Identification Register (sSATA–D17:F4)

Address Offset: 80h–81h Attribute: RO  
 Default Value: 7005h Size: 16 bits

**Note:** There is no support for MSI when the software is operating in legacy (IDE) mode when AHCI is not enabled. Prior to switching from AHCI to IDE mode, software **must** make sure that MSI is disabled.

Bits	Description
15:8	<p><b>Next Pointer (NEXT)</b> — R/W. Indicates the next item in the list is the PCI power management pointer.</p> <p>BIOS may program this field to A8h indicating that the next item is Serial ATA Capability Structure.</p> <p><b>Note:</b> Refer to the SGC.REGLOCK description in order to lock the register to become RO. This bit is not reset by a Function Level Reset</p>
7:0	<p><b>Capability ID (CID)</b> — RO. Capabilities ID indicates MSI.</p>



### 15.1.31 MSIMC—Message Signaled Interrupt Message Control Register (sSATA–D17:F4)

Address Offset: 82h–83h Attribute: R/W, RO  
Default Value: 0000h Size: 16 bits

**Note:** There is no support for MSI when the software is operating in legacy (IDE) mode when AHCI is not enabled. Prior to switching from AHCI to IDE mode, software **must** make sure that MSI is disabled.

Bits	Description
15:8	Reserved
7	<b>64 Bit Address Capable (C64)</b> — RO. Capable of generating a 32-bit message only.
6:4	<b>Multiple Message Enable (MME)</b> — RO. = 000 (and MSIE is set), a single MSI message will be generated for all sSATA ports, and bits [15:0] of the message vector will be driven from MD[15:0]. All other MME values are reserved. If this field is set to one of these reserved values, the results are undefined. <b>Note:</b> The CCC interrupt is generated on unimplemented port (AHCI PI register bit equal to 0). If CCC interrupt is disabled, no MSI shall be generated for the port dedicated to the CCC interrupt. When CCC interrupt occurs, MD[2:0] is dependant on CCC_CTL.INT (in addition to MME).
3:1	<b>Multiple Message Capable (MMC)</b> — RO. MMC is not supported.
0	<b>MSI Enable (MSIE)</b> — R/W /RO. If set, MSI is enabled and traditional interrupt pins are not used to generate interrupts. This bit is R/W when SC.SCC is not 01h and is read-only 0 when SCC is 01h. Note that CMD.ID bit has no effect on MSI. <b>Note:</b> Software must clear this bit to 0 to disable MSI first before changing the number of messages allocated in the MMC field. Software must also make sure this bit is cleared to '0' when operating in legacy mode (when GHC.AE = 0).

### 15.1.32 MSIMA— Message Signaled Interrupt Message Address Register (sSATA–D17:F4)

Address Offset: 84h–87h Attribute: R/W  
Default Value: 00000000h Size: 32 bits

**Note:** There is no support for MSI when the software is operating in legacy (IDE) mode when AHCI is not enabled. Prior to switching from AHCI to IDE mode, software **must** make sure that MSI is disabled.

Bits	Description
31:2	<b>Address (ADDR)</b> — R/W. Lower 32 bits of the system specified message address, always DWORD aligned.
1:0	Reserved



### 15.1.33 MSIMD—Message Signaled Interrupt Message Data Register (sSATA–D17:F4)

Address Offset: 88h–89h Attribute: R/W  
Default Value: 0000h Size: 16 bits

**Note:** There is no support for MSI when the software is operating in legacy (IDE) mode when AHCI is not enabled. Prior to switching from AHCI to IDE mode, software **must** make sure that MSI is disabled.

Bits	Description
15:0	<b>Data (DATA)</b> — R/W. This 16-bit field is programmed by system software if MSI is enabled. Its content is driven onto the lower word of the data bus of the MSI memory write transaction. Note that when the MME field is set to '001' or '010', bit [0] and bits [1:0] respectively of the MSI memory write transaction will be driven based on the source of the interrupt rather than from MD[2:0]. See the description of the MME field.

### 15.1.34 MAP—Address Map Register (sSATA–D17:F4)

Address Offset: 90h Attribute: R/W, R/WO  
Default Value: 0000h Size: 16 bits  
Function Level Reset: No (Bits 7:5 and 13:8 only)

Bits	Description
15	Reserved
14:12	Reserved. BIOS shall ensure both bits 13 and 12 as 1.
7:6	<b>sSATA Mode Select (SMS)</b> — R/W. Software programs these bits to control the mode in which the sSATA Controller should operate: 00b = IDE mode 01b = AHCI mode 10b = RAID mode 11b = Reserved <b>Notes:</b> 1. The sSATA Function Device ID will change based on the value of this register. 2. When switching from AHCI or RAID mode to IDE mode, the number of usable port on sSATA controller (Device 17, Function 4) should be 4. 3. SW shall not manipulate SMS during runtime operation; that is, the OS will not do this. The BIOS may choose to switch from one mode to another during POST. These bits are not reset by Function Level Reset.
5	<b>sSATA Port-to-Controller Configuration (SC)</b> — R/W. This bit changes the number of sSATA ports available within each sSATA Controller. 0 = Up to 4 sSATA ports are available for Controller 1 (Device 17 Function 4) with ports [3:0] and up to 2 sSATA ports are available for Controller 2 (Device 17 Function 5) with ports [5:4]. 1 = Up to 6 sSATA ports are available for Controller 1 (Device 17 Function 4) with ports [5:0] and no sSATA ports are available for Controller 2 (Device 31 Function 5). <b>Note:</b> This bit should be set to 1 in AHCI/RAID mode. This bit is not reset by Function Level Reset.
4:0	Reserved



### 15.1.35 PCS—Port Control and Status Register (sSATA—D17:F4)

Address Offset: 92h–93h  
Default Value: 0000h  
Function Level Reset: No

Attribute: R/W, RO  
Size: 16 bits

By default, the sSATA ports are set to the disabled state (bits [5:0] = 0). When enabled by software, the ports can transition between the on, partial, and slumber states and can detect devices. When disabled, the port is in the “off” state and cannot detect any devices.

If an AHCI-aware or RAID enabled operating system is being booted, then system BIOS shall insure that all supported sSATA ports are enabled prior to passing control to the OS. Once the AHCI aware OS is booted, it becomes the enabling/disabling policy owner for the individual sSATA ports. This is accomplished by manipulating a port’s PxSCTL and PxCMD fields. Because an AHCI or RAID aware OS will typically not have knowledge of the PxE bits and because the PxE bits act as master on/off switches for the ports, pre-boot software must insure that these bits are set to 1 prior to booting the OS, regardless as to whether or not a device is currently on the port.

Bits	Description
15	<b>OOB Retry Mode (ORM)</b> — R/W. 0 = The sSATA controller will not retry after an OOB failure 1 = The sSATA controller will continue to retry after an OOB failure until successful (infinite retry)
14	Reserved
13	Reserved
12	Reserved
11	<b>Port 3 Present (P3P)</b> — RO. The status of this bit may change at any time. This bit is cleared when the port is disabled using P3E. This bit is not cleared upon surprise removal of a device. 0 = No device detected. 1 = The presence of a device on Port 3 has been detected.
10	<b>Port 2 Present (P2P)</b> — RO. The status of this bit may change at any time. This bit is cleared when the port is disabled using P2E. This bit is not cleared upon surprise removal of a device. 0 = No device detected. 1 = The presence of a device on Port 2 has been detected.
9	<b>Port 1 Present (P1P)</b> — RO. The status of this bit may change at any time. This bit is cleared when the port is disabled using P1E. This bit is not cleared upon surprise removal of a device. 0 = No device detected. 1 = The presence of a device on Port 1 has been detected.
8	<b>Port 0 Present (P0P)</b> — RO. The status of this bit may change at any time. This bit is cleared when the port is disabled using P0E. This bit is not cleared upon surprise removal of a device. 0 = No device detected. 1 = The presence of a device on Port 0 has been detected.
7:6	Reserved
5	Reserved
4	Reserved
3	<b>Port 3 Enabled (P3E)</b> — R/W / RO. 0 = Disabled. The port is in the ‘off’ state and cannot detect any devices. 1 = Enabled. The port can transition between the on, partial, and slumber states and can detect devices. <b>Note:</b> This bit takes precedence over P3CMD.SUD (offset ABAR+298h:bit 1). When MAP.SPD[3] is 1 this is reserved and is read-only 0.
2	<b>Port 2 Enabled (P2E)</b> — R/W / RO. 0 = Disabled. The port is in the ‘off’ state and cannot detect any devices. 1 = Enabled. The port can transition between the on, partial, and slumber states and can detect devices. <b>Note:</b> This bit takes precedence over P2CMD.SUD (offset ABAR+218h:bit 1). When MAP.SPD[2] is 1 this is reserved and is read-only 0.



Bits	Description
1	<p><b>Port 1 Enabled (P1E)</b> — R/W / RO.            0 = Disabled. The port is in the 'off' state and cannot detect any devices.            1 = Enabled. The port can transition between the on, partial, and slumber states and can detect devices.  <b>Note:</b> This bit takes precedence over P1CMD.SUD (offset ABAR+198h:bit 1). When MAP.SPD[1] is 1 this is reserved and is read-only 0.</p>
0	<p><b>Port 0 Enabled (P0E)</b> — R/W / RO.            0 = Disabled. The port is in the 'off' state and cannot detect any devices.            1 = Enabled. The port can transition between the on, partial, and slumber states and can detect devices.  <b>Note:</b> This bit takes precedence over P0CMD.SUD (offset ABAR+118h:bit 1). When MAP.SPD[0] is 1 this is reserved and is read-only 0.</p>

### 15.1.36 SCLKCG—sSATA Clock Gating Control Register

Address Offset: 94h–97h                      Attribute: R/W  
 Default Value: 00000000h                  Size: 32 bits

Bit	Description
31:28	Reserved
27:24	<p><b>Port Clock Disable (PCD)</b> — R/W.            0 = All clocks to the associated port logic will operate normally.            1 = The backbone clock driven to the associated port logic is gated and will not toggle.            Bit 27: Port 3            Bit 26: Port 2            Bit 25: Port 1            Bit 24: Port 0            If a port is not available, software shall set the corresponding bit to 1. Software can also set the corresponding bits to 1 on ports that are disabled.            Software cannot set the PCD [port x]=1 if the corresponding PCS.PxE=1 in either Dev17:Func4 or AHCI GHC.PI[x] = "1".</p>
23:9	Reserved
8:0	<b>SCLKCG Field 1</b> — R/W. BIOS may program these bits.

### 15.1.37 SGC—sSATA General Configuration Register

Address Offset: 9Ch–9Fh                      Attribute: R/W, R/WO  
 Default Value: 00000000h                  Size: 32 bits  
 Function Level Reset: No

Bit	Description
31	<p><b>Register Lock (REGLOCK)</b> — R/WO.            0 = Will not lock CAP.CAP_PTR, PID.NEXT, MSICI.NEXT, or sSATACR0.NEXT            1 = Setting this bit will lock CAP.CAP_PTR, PID.NEXT, MSICI.NEXT, and sSATACR0.NEXT. Once locked these register bits will become RO. BIOS is requested to program this field prior to IOS handoff.            This bit is not reset by a Function Level Reset.</p>
30:8	Reserved
7 (non-RAID Capable SKUs Only)	Reserved



Bit	Description
7 (RAID Capable SKUs Only)	<p><b>Alternate ID Enable (AIE)</b> – R/WO.            0 = Clearing this bit when in RAID mode, the sSATA Controller located at Device 31: Function 2 will report its Device ID as 2823h or 2827h for PCH. Clearing this bit is required for the Intel® Rapid Storage Technology driver (including the Microsoft* Windows Vista* OS and later in-box version of the driver) to load on the platform. Intel® Smart Response Technology also requires that the bit be cleared in order to be enabled on the platform.            1 = Setting this bit when in RAID mode, the sSATA Controller located at Device 31: Function 2 will report its Device ID as called out in the table below for PCH. This setting will prevent the Intel Rapid Storage Technology driver (including the Microsoft Windows* OS in-box version of the driver) from loading on the platform. During the Microsoft Windows OS installation, the user will be required to "load" (formerly done by pressing the F6 button on the keyboard) the appropriate RAID storage driver that is enabled by this setting. This field is reset by PLTRST#. BIOS is required to reprogram the value of this bit after resuming from S3, S4 and S5.</p> <p><b>Note:</b> AIE=0 is reserved for RST, RSTe and Microsoft in-box drivers. For other drivers, AIE should be set to 1.</p>
6	<p><b>Alternate ID Select (AIES)</b> – R/WO. BIOS must write to this bit field.            If bit 7 = 0, then this bit will select the DID (shown below). If bit 7 = 1 then this bit has no effect of the DID.            0 = 2823h            1 = 2827h</p>
5	<b>FLR Capability Selection (FLRCSEL)</b> - BIOS may write to this field.
4:1	Reserved
0	<p><b>sSATA 4-port All Master Configuration Indicator (sSATA4PMIND)</b> – RO.            0 = Normal configuration.            1 = Two IDE Controllers are implemented, each supporting two ports for a Primary Master and a Secondary Master.  <b>Note:</b> BIOS must also make sure that corresponding port clocks are gated (using SCLKCG configuration register).</p>

### 15.1.38 SIRI—sSATA Initialization Registers Index

Address Offset: A0h    Attribute:                      R/W  
 Default Value: 00h    Size:                              8 bits


Bit	Description
7:2	<b>Index (IDX)</b> – R/W. This field is a 6-bit index pointer into the sSATA Indexed Register space. Data is written into and read from the SIRI register (D17:F4:A4h).
1:0	Reserved

### 15.1.39 STRD—sSATA Initialization Register Data

Address Offset: A4h    Attribute:                      R/W  
 Default Value: XXXXXXXXh                                      Size:                              32 bits

Bit	Description
31:0	<b>Data (DTA)</b> – R/W. 32-bit data value that is written to the register pointed to by SIRI (D17:F4:A0h) or read from the register pointed to by SIRI.





### 15.1.40 sSATACR0—sSATA Capability Register 0 (sSATA-D17:F4)

Address Offset: A8h–ABh                                      Attribute:                      RO, R/WO  
 Default Value:    00010012h                                  Size:                             32 bits  
 Function Level Reset: No (Bits 15:8 only)

**Note:** This register is read-only 0 when SCC is 01h.


Bit	Description
31:24	Reserved
23:20	<b>Major Revision (MAJREV)</b> — RO. Major revision number of the sSATA Capability Pointer implemented.
19:16	<b>Minor Revision (MINREV)</b> — RO. Minor revision number of the sSATA Capability Pointer implemented.
15:8	<b>Next Capability Pointer (NEXT)</b> — R/WO. Points to the next capability structure. These bits are not reset by Function Level Reset.
7:0	<b>Capability ID (CAP)</b> — RW. The value 00h indicates the final item in the sSATA Capability List. <b>Note:</b> Refer to the SGC.REGLOCK description in order to lock the register to become RO.

### 15.1.41 sSATACR1—sSATA Capability Register 1 (sSATA-D17:F4)

Address Offset: ACh–AFh                                      Attribute:                      RO  
 Default Value:    00000048h                                  Size:                             32 bits

**Note:** This register is read-only 0 when SCC is 01h.

Bit	Description
31:16	Reserved
15:4	<b>BAR Offset (BAROFST)</b> — RO. Indicates the offset into the BAR where the Index/Data pair are located (in Dword granularity). The Index and Data I/O registers are located at offset 10h within the I/O space defined by LBAR. A value of 004h indicates offset 10h. 000h = 0h offset 001h = 4h offset 002h = 8h offset 003h = Bh offset 004h = 10h offset ... FFFh = 3FFFh offset (max 16KB)
3:0	<b>BAR Location (BARLOC)</b> — RO. Indicates the absolute PCI Configuration Register address of the BAR containing the Index/Data pair (in DWord granularity). The Index and Data I/O registers reside within the space defined by LBAR in the sSATA controller. A value of 8h indicates offset 20h, which is LBAR. 0000 – 0011b = reserved 0100b = 10h => BAR0 0101b = 14h => BAR1 0110b = 18h => BAR2 0111b = 1Ch => BAR3 1000b = 20h => LBAR 1001b = 24h => BAR5 1010–1110b = reserved 1111b = Index/Data pair in PCI Configuration space. This is not supported in the PCH.



### 15.1.42 FLRCID—FLR Capability ID Register (sSATA–D17:F4)

Address Offset: B0–B1h      Attribute: RO  
 Default Value: 0000h      Size: 16 bits

Bit	Description						
15:8	<b>Next Capability Pointer</b> — RO. 00h indicates the final item in the capability list.						
7:0	<b>Capability ID</b> — RO. The value of this field depends on the FLRCSSEL (D17:F4 SGC:bit 5) bit. <table style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">FLRCSSEL (D17:F4, SGC:bit 5) Value</th> <th style="text-align: left;">Capability ID Register Value</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">13h</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">00h (Vendor Specific)</td> </tr> </tbody> </table>	FLRCSSEL (D17:F4, SGC:bit 5) Value	Capability ID Register Value	0b	13h	1b	00h (Vendor Specific)
FLRCSSEL (D17:F4, SGC:bit 5) Value	Capability ID Register Value						
0b	13h						
1b	00h (Vendor Specific)						

### 15.1.43 FLRCLV—FLR Capability Length and Version Register (sSATA–D17:F4)

Address Offset: B2–B3h      Attribute: RO, R/WO  
 Default Value: xx06h      Size: 16 bits  
 Function Level Reset: No (Bit 9:8 Only when FLRCSSEL = 0)

When FLRCSSEL (D17:F4, SGC:bit 5) = 1, this register is RO:

Bit	Description
15:10	Reserved
9	<b>FLR Capability</b> — R/WO. 1 = Support for Function Level reset. This bit is not reset by the Function Level Reset.
8	<b>TXP Capability</b> — R/WO. 1 = Support for Transactions Pending (TXP) bit. TXP must be supported if FLR is supported.
7:0	<b>Vendor-Specific Capability ID</b> — RO. This field indicates the number of bytes of this Vendor Specific capability as required by the PCI specification. It has the value of 06h for the FLR capability.

### 15.1.44 FLRC—FLR Control Register (sSATA–D17:F4)

Address Offset: B4–B5h      Attribute: RO, R/W  
 Default Value: 0000h      Size: 16 bits

When FLRCSSEL (D17:F4, SGC:bit 5) = 1, this register is RO:

Bit	Description
15:9	Reserved
8	<b>Transactions Pending (TXP)</b> — RO. 0 = Controller has received all non-posted requests. 1 = Controller has issued non-posted requests which has not been completed.
7:1	Reserved
0	<b>Initiate FLR</b> — R/W. Used to initiate FLR transition. A write of 1 indicates FLR transition. Since hardware must not respond to any cycles till FLR completion the value read by software from this bit is 0.



### 15.1.45 ATC—APM Trapping Control Register (sSATA—D17:F4)

Address Offset: C0h Attribute: R/W  
 Default Value: 00h Size: 8 bits  
 Function Level Reset: No

Bit	Description
7:4	Reserved
3	<b>Secondary Slave Trap (SST)</b> — R/W. Enables trapping and SMI# assertion on legacy I/O accesses to 170h–177h and 376h. The active device on the secondary interface must be device 1 for the trap and/or SMI# to occur.
2	<b>Secondary Master Trap (SPT)</b> — R/W. Enables trapping and SMI# assertion on legacy I/O accesses to 170h–177h and 376h. The active device on the secondary interface must be device 0 for the trap and/or SMI# to occur.
1	<b>Primary Slave Trap (PST)</b> — R/W. Enables trapping and SMI# assertion on legacy I/O accesses to 1F0h–1F7h and 3F6h. The active device on the primary interface must be device 1 for the trap and/or SMI# to occur.
0	<b>Primary Master Trap (PMT)</b> — R/W. Enables trapping and SMI# assertion on legacy I/O accesses to 1F0h–1F7h and 3F6h. The active device on the primary interface must be device 0 for the trap and/or SMI# to occur.

### 15.1.46 ATS—APM Trapping Status Register (sSATA—D17:F4)

Address Offset: C4h Attribute: R/WC  
 Default Value: 00h Size: 8 bits  
 Function Level Reset: No

Bit	Description
7:4	Reserved
3	<b>Secondary Slave Trap (SST)</b> — R/WC. Indicates that a trap occurred to the secondary slave device.
2	<b>Secondary Master Trap (SPT)</b> — R/WC. Indicates that a trap occurred to the secondary master device.
1	<b>Primary Slave Trap (PST)</b> — R/WC. Indicates that a trap occurred to the primary slave device.
0	<b>Primary Master Trap (PMT)</b> — R/WC. Indicates that a trap occurred to the primary master device.

### 15.1.47 SP Scratch Pad Register (sSATA—D17:F4)

Address Offset: D0h Attribute: R/W  
 Default Value: 00000000h Size: 32 bits

Bit	Description
31:0	<b>Data (DT)</b> — R/W. This is a read/write register that is available for software to use. No hardware action is taken on this register.

**15.1.48 BFCS—BIST FIS Control/Status Register (sSATA–D17:F4)**Address Offset: E0h–E3h  
Default Value: 00000000hAttribute: R/W, R/WC  
Size: 32 bits

Bits	Description
31:14	Reserved
13	<b>Port 3 BIST FIS Initiate (P3BFI)</b> — R/W. When a rising edge is detected on this bit field, the PCH initiates a BIST FIS to the device on Port 3, using the parameters specified in this register and the data specified in BFTD1 and BFTD2. The BIST FIS will only be initiated if a device on Port 3 is present and ready (not partial/slumber state). After a BIST FIS is successfully completed, software must disable and re-enable the port using the PxE bits at offset 92h prior to attempting additional BIST FISs or to return the PCH to a normal operational mode. If the BIST FIS fails to complete, as indicated by the BFF bit in the register, then software can clear then set the P3BFI bit to initiate another BIST FIS. This can be retried until the BIST FIS eventually completes successfully.
12	<b>Port 2 BIST FIS Initiate (P2BFI)</b> — R/W. When a rising edge is detected on this bit field, the PCH initiates a BIST FIS to the device on Port 2, using the parameters specified in this register and the data specified in BFTD1 and BFTD2. The BIST FIS will only be initiated if a device on Port 2 is present and ready (not partial/slumber state). After a BIST FIS is successfully completed, software must disable and re-enable the port using the PxE bits at offset 92h prior to attempting additional BIST FISes or to return the PCH to a normal operational mode. If the BIST FIS fails to complete, as indicated by the BFF bit in the register, then software can clear then set the P2BFI bit to initiate another BIST FIS. This can be retried until the BIST FIS eventually completes successfully.
11	<b>BIST FIS Successful (BFS)</b> — R/WC. 0 = Software clears this bit by writing a 1 to it. 1 = This bit is set any time a BIST FIS transmitted by PCH receives an R_OK completion status from the device. <b>Note:</b> This bit must be cleared by software prior to initiating a BIST FIS.
10	<b>BIST FIS Failed (BFF)</b> — R/WC. 0 = Software clears this bit by writing a 1 to it. 1 = This bit is set any time a BIST FIS transmitted by PCH receives an R_ERR completion status from the device. <b>Note:</b> This bit must be cleared by software prior to initiating a BIST FIS.
9	<b>Port 1 BIST FIS Initiate (P1BFI)</b> — R/W. When a rising edge is detected on this bit field, the PCH initiates a BIST FIS to the device on Port 1, using the parameters specified in this register and the data specified in BFTD1 and BFTD2. The BIST FIS will only be initiated if a device on Port 1 is present and ready (not partial/slumber state). After a BIST FIS is successfully completed, software must disable and re-enable the port using the PxE bits at offset 92h prior to attempting additional BIST FISes or to return the PCH to a normal operational mode. If the BIST FIS fails to complete, as indicated by the BFF bit in the register, then software can clear then set the P1BFI bit to initiate another BIST FIS. This can be retried until the BIST FIS eventually completes successfully.
8	<b>Port 0 BIST FIS Initiate (P0BFI)</b> — R/W. When a rising edge is detected on this bit field, the PCH initiates a BIST FIS to the device on Port 0, using the parameters specified in this register and the data specified in BFTD1 and BFTD2. The BIST FIS will only be initiated if a device on Port 0 is present and ready (not partial/slumber state). After a BIST FIS is successfully completed, software must disable and re-enable the port using the PxE bits at offset 92h prior to attempting additional BIST FISes or to return the PCH to a normal operational mode. If the BIST FIS fails to complete, as indicated by the BFF bit in the register, then software can clear then set the P0BFI bit to initiate another BIST FIS. This can be retried until the BIST FIS eventually completes successfully.
7:2	<b>BIST FIS Parameters (BFP)</b> — R/W. These 6 bits form the contents of the upper 6 bits of the BIST FIS Pattern Definition in any BIST FIS transmitted by the PCH. This field is not port specific — its contents will be used for any BIST FIS initiated on port 0, port 1, port 2, or port 3. The specific bit definitions are: Bit 7: T – Far End Transmit mode Bit 6: A – Align Bypass mode Bit 5: S – Bypass Scrambling Bit 4: L – Far End Retimed Loopback Bit 3: F – Far End Analog Loopback Bit 2: P – Primitive bit for use with Transmit mode
1:0	Reserved



### 15.1.49 BFTD1—BIST FIS Transmit Data1 Register (sSATA–D17:F4)

Address Offset: E4h–E7h                      Attribute:                      R/W  
 Default Value: 00000000h                  Size:                            32 bits

Bits	Description
31:0	<b>BIST FIS Transmit Data 1</b> — R/W. The data programmed into this register will form the contents of the second DWord of any BIST FIS initiated by the PCH. This register is not port specific—its contents will be used for BIST FIS initiated on any port. Although the 2nd and 3rd DWs of the BIST FIS are only meaningful when the "T" bit of the BIST FIS is set to indicate "Far-End Transmit mode", this register's contents will be transmitted as the BIST FIS 2nd DW regardless of whether or not the "T" bit is indicated in the BFCS register (D17:F4:E0h).

### 15.1.50 BFTD2—BIST FIS Transmit Data2 Register (sSATA–D17:F4)

Address Offset: E8h–EBh                      Attribute:                      R/W  
 Default Value: 00000000h                  Size:                            32 bits

Bits	Description
31:0	<b>BIST FIS Transmit Data 2</b> — R/W. The data programmed into this register will form the contents of the third DWord of any BIST FIS initiated by the PCH. This register is not port specific—its contents will be used for BIST FIS initiated on any port. Although the 2nd and 3rd DWs of the BIST FIS are only meaningful when the "T" bit of the BIST FIS is set to indicate "Far-End Transmit mode", this register's contents will be transmitted as the BIST FIS 3rd DW regardless of whether or not the "T" bit is indicated in the BFCS register (D17:F4:E0h).

## 15.2 Bus Master IDE I/O Registers (D17:F4)

The bus master IDE function uses 16 bytes of I/O space, allocated using the BAR register, located in D17:F4 Configuration space, offset 20h. All bus master IDE I/O space registers can be accessed as byte, word, or DWord quantities. Reading reserved bits returns an indeterminate, inconsistent value, and writes to reserved bits have no affect (but should not be attempted). These registers are only used for legacy operation. Software must not use these registers when running AHCI. All I/O registers are reset by Function Level Reset. The register address I/O map is shown in [Table 15.3](#).

**Table 15-2. Bus Master IDE I/O Register Address Map (Sheet 1 of 2)**

BAR+Offset	Mnemonic	Register	Default	Attribute
00h	BMICP	Command Register Primary	00h	R/W
01h	—	Reserved	—	RO
02h	BMISP	Bus Master IDE Status Register Primary	00h	R/W, R/WC, RO
03h	—	Reserved	—	RO
04h–07h	BMIDP	Bus Master IDE Descriptor Table Pointer Primary	xxxxxxxxh	R/W
08h	BMICS	Command Register Secondary	00h	R/W
09h	—	Reserved	—	RO
0Ah	BMISS	Bus Master IDE Status Register Secondary	00h	R/W, R/WC, RO
0Bh	—	Reserved	—	RO



Table 15-2. Bus Master IDE I/O Register Address Map (Sheet 2 of 2)

BAR+ Offset	Mnemonic	Register	Default	Attribute
0Ch-0Fh	BMIDS	Bus Master IDE Descriptor Table Pointer Secondary	xxxxxxxxh	R/W
10h	AIR	AHCI Index Register	00000000h	R/W, RO
14h	AIDR	AHCI Index Data Register	xxxxxxxxh	R/W

### 15.2.1 BMIC[P,S]—Bus Master IDE Command Register (D17:F4)

Address Offset: Primary: BAR + 00h      Attribute: R/W  
 Secondary: BAR + 08h  
 Default Value: 00h      Size: 8 bits

Bit	Description
7:4	Reserved. Returns 0.
3	<b>Read / Write Control (R/WC)</b> — R/W. This bit sets the direction of the bus master transfer. This bit must NOT be changed when the bus master function is active. 0 = Memory reads 1 = Memory writes
2:1	Reserved. Returns 0.
0	<b>Start/Stop Bus Master (START)</b> — R/W. 0 = All state information is lost when this bit is cleared. Master mode operation cannot be stopped and then resumed. If this bit is reset while bus master operation is still active (that is, the Bus Master IDE Active bit (D17:F4:BAR + 02h, bit 0) of the Bus Master IDE Status register for that IDE channel is set) and the drive has not yet finished its data transfer (the Interrupt bit in the Bus Master IDE Status register for that IDE channel is not set), the bus master command is said to be aborted and data transferred from the drive may be discarded instead of being written to system memory. 1 = Enables bus master operation of the controller. Bus master operation does not actually start unless the Bus Master Enable bit (D17:F4:04h, bit 2) in PCI configuration space is also set. Bus master operation begins when this bit is detected changing from 0 to 1. The controller will transfer data between the IDE device and memory only when this bit is set. Master operation can be halted by writing a 0 to this bit.  <b>Note:</b> This bit is intended to be cleared by software after the data transfer is completed, as indicated by either the Bus Master IDE Active bit being cleared or the Interrupt bit of the Bus Master IDE Status register for that IDE channel being set, or both. Hardware does not clear this bit automatically. If this bit is cleared to 0 prior to the DMA data transfer being initiated by the drive in a device to memory data transfer, then the PCH will not send DMAT to terminate the data transfer. SW intervention (such as, sending SRST) is required to reset the interface in this condition.

### 15.2.2 BMIS[P,S]—Bus Master IDE Status Register (D17:F4)

Address Offset: Primary: BAR + 02h      Attribute: R/W, R/WC, RO  
 Secondary: BAR + 0Ah  
 Default Value: 00h      Size: 8 bits

Bit	Description
7	<b>Simplex Only</b> — RO. 0 = Both bus master channels (primary and secondary) can be operated independently and can be used at the same time. 1 = Only one channel may be used at the same time.



Bit	Description
6	<b>Drive 1 DMA Capable</b> — R/W. 0 = Not Capable. 1 = Capable. Set by device dependent code (BIOS or device driver) to indicate that drive 1 for this channel is capable of DMA transfers, and that the controller has been initialized for optimum performance. The PCH does not use this bit. It is intended for systems that do not attach BMIDE to the PCI bus.
5	<b>Drive 0 DMA Capable</b> — R/W. 0 = Not Capable 1 = Capable. Set by device dependent code (BIOS or device driver) to indicate that drive 0 for this channel is capable of DMA transfers, and that the controller has been initialized for optimum performance. The PCH does not use this bit. It is intended for systems that do not attach BMIDE to the PCI bus.
4:3	Reserved. Returns 0.
2	<b>Interrupt</b> — R/WC. 0 = Software clears this bit by writing a 1 to it. 1 = Set when a device FIS is received with the 'I' bit set, provided that software has not disabled interrupts using the IEN bit of the Device Control Register.
1	<b>Error</b> — R/WC. 0 = Software clears this bit by writing a 1 to it. 1 = This bit is set when the controller encounters a target abort or master abort when transferring data on PCI.
0	<b>Bus Master IDE Active (ACT)</b> — RO. 0 = This bit is cleared by the PCH when the last transfer for a region is performed, where EOT for that region is set in the region descriptor. It is also cleared by the PCH when the Start Bus Master bit (D17:F4:BAR+ 00h, bit 0) is cleared in the Command register. When this bit is read as a 0, all data transferred from the drive during the previous bus master command is visible in system memory, unless the bus master command was aborted. 1 = Set by the PCH when the Start bit is written to the Command register.

### 15.2.3 BMID[P,S]—Bus Master IDE Descriptor Table Pointer Register (D17:F4)

Address Offset: Primary: BAR + 04h–07h Attribute: R/W  
Secondary: BAR + 0Ch–0Fh  
Default Value: All bits undefined Size: 32 bits

Bit	Description
31:2	<b>Address of Descriptor Table (ADDR)</b> — R/W. The bits in this field correspond to bits [31:2] of the memory location of the Physical Region Descriptor (PRD). The Descriptor Table must be Dword-aligned. The Descriptor Table must not cross a 64-K boundary in memory.
1:0	Reserved

### 15.2.4 AIR—AHCI Index Register (D17:F4)

Address Offset: Primary: BAR + 10h Attribute: R/W  
Default Value: 00000000h Size: 32 bits

This register is available only when SCC is not 01h.

Bit	Description
31:11	Reserved
10:2	<b>Index (INDEX)</b> — R/W. This Index register is used to select the Dword offset of the Memory Mapped AHCI register to be accessed. A Dword, Word or Byte access is specified by the active byte enables of the I/O access to the Data register.
1:0	Reserved



### 15.2.5 AIDR—AHCI Index Data Register (D17:F4)

Address Offset: Primary: BAR + 14h                      Attribute: R/W  
 Default Value: All bits undefined                      Size: 32 bits

This register is available only when SCC is not 01h.

Bit	Description
31:0	<p><b>Data (DATA)</b> — R/W: This Data register is a “window” through which data is read or written to the AHCI memory mapped registers. A read or write to this Data register triggers a corresponding read or write to the memory mapped register pointed to by the Index register. The Index register must be setup prior to the read or write to this Data register.</p> <p>Note that a physical register is not actually implemented as the data is actually stored in the memory mapped registers.</p> <p>Since this is not a physical register, the “default” value is the same as the default value of the register pointed to by Index.</p>

## 15.3 Serial ATA Index/Data Pair Superset Registers

All of these I/O registers are in the core well. They are exposed only when SCC is 01h (that is, IDE programming interface).

These are Index/Data Pair registers that are used to access the SerialATA superset registers (SerialATA Status (PxSSTS), SerialATA Control (PxSCTL) and SerialATA Error (PxSERR)). The I/O space for these registers is allocated through SIDPBA. Locations with offset from 08h to 0Fh are reserved for future expansion. Software-write operations to the reserved locations will have no effect while software-read operations to the reserved locations will return 0.

Offset	Mnemonic	Register
00h-03h	SINDEX	Serial ATA Index
04h-07h	SDATA	Serial ATA Data
08h-0Ch	—	Reserved
0Ch-0Fh	—	Reserved

### 15.3.1 SINDX—Serial ATA Index Register (D17:F4)

Address Offset: SIDPBA + 00h                      Attribute: R/W  
 Default Value: 00000000h                      Size: 32 bits

Bit	Description
31:16	Reserved
15:8	<p><b>Port Index (PIDX)</b> —R/W. This Index field is used to specify the port of the sSATA controller at which the port-specific SSTS, SCTL, and SERR registers are located.</p> <p>00h = Primary Master (Port 0)            01h = Primary Slave (Port 2)            02h = Secondary Master (Port 1)            03h = Secondary Slave (Port 3)            All other values are Reserved.</p>





Bit	Description
7:0	<p><b>Register Index (RIDX)</b> —R/W. This index field is used to specify one out of three registers currently being indexed into. These three registers are the Serial ATA superset SStatus, SControl and SError memory registers and are port specific, hence for this sSATA controller, there are four sets of these registers. Refer to <a href="#">Section 15.4.2.10</a>, <a href="#">Section 15.4.2.11</a>, and <a href="#">Section 15.4.2.12</a> for definitions of the SStatus, SControl and SError registers.</p> <p>00h = SSTS 01h = SCTL 02h = SERR All other values are Reserved.</p>

### 15.3.2 SDATA—Serial ATA Data Register (D17:F4)

Address Offset: SIDPBA + 04h                      Attribute:                      R/W  
Default Value: 00000000h                      Size:                              32 bits

Bit	Description
31:0	<p><b>Data (DATA)</b> —R/W. This Data register is a “window” through which data is read or written to from the register pointed to by the Serial ATA Index (SINDX) register above. Note that a physical register is not actually implemented as the data is actually stored in the memory mapped registers. Since this is not a physical register, the “default” value is the same as the default value of the register pointed to by SINDX.RIDX field.</p>

#### 15.3.2.1 PxSSTS—Serial ATA Status Register (D17:F4)

Address Offset:    Attribute:                      RO  
Default Value: 00000000h                      Size:                              32 bits

SDATA when SINDX.RIDX is 00h. This is a 32-bit register that conveys the current state of the interface and host. The PCH updates it continuously and asynchronously. When the PCH transmits a COMRESET to the device, this register is updated to its reset values.

Bit	Description										
31:12	Reserved										
11:8	<p><b>Interface Power Management (IPM)</b> — RO. Indicates the current interface state:</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Device not present or communication not established</td> </tr> <tr> <td>1h</td> <td>Interface in active state</td> </tr> <tr> <td>2h</td> <td>Interface in PARTIAL power management state</td> </tr> <tr> <td>6h</td> <td>Interface in SLUMBER power management state</td> </tr> </tbody> </table> <p>All other values reserved.</p>	Value	Description	0h	Device not present or communication not established	1h	Interface in active state	2h	Interface in PARTIAL power management state	6h	Interface in SLUMBER power management state
Value	Description										
0h	Device not present or communication not established										
1h	Interface in active state										
2h	Interface in PARTIAL power management state										
6h	Interface in SLUMBER power management state										
7:4	<p><b>Current Interface Speed (SPD)</b> — RO. Indicates the negotiated interface communication speed.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Device not present or communication not established</td> </tr> <tr> <td>1h</td> <td>Generation 1 communication rate negotiated</td> </tr> <tr> <td>2h</td> <td>Generation 2 communication rate negotiated</td> </tr> <tr> <td>3h</td> <td>Generation 3 communication rate negotiated</td> </tr> </tbody> </table> <p>All other values reserved The PCH Supports Generation 1 communication rates (1.5 Gb/s), Gen 2 rates (3.0 Gb/s) and Gen 3 rates (6.0Gb/s)</p>	Value	Description	0h	Device not present or communication not established	1h	Generation 1 communication rate negotiated	2h	Generation 2 communication rate negotiated	3h	Generation 3 communication rate negotiated
Value	Description										
0h	Device not present or communication not established										
1h	Generation 1 communication rate negotiated										
2h	Generation 2 communication rate negotiated										
3h	Generation 3 communication rate negotiated										



Bit	Description										
3:0	<b>Device Detection (DET)</b> — RO. Indicates the interface device detection and Phy state: <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>No device detected and Phy communication not established</td> </tr> <tr> <td>1h</td> <td>Device presence detected but Phy communication not established</td> </tr> <tr> <td>3h</td> <td>Device presence detected and Phy communication established</td> </tr> <tr> <td>4h</td> <td>Phy in offline mode as a result of the interface being disabled or running in a BIST loopback mode</td> </tr> </tbody> </table> <p>All other values reserved.</p>	Value	Description	0h	No device detected and Phy communication not established	1h	Device presence detected but Phy communication not established	3h	Device presence detected and Phy communication established	4h	Phy in offline mode as a result of the interface being disabled or running in a BIST loopback mode
Value	Description										
0h	No device detected and Phy communication not established										
1h	Device presence detected but Phy communication not established										
3h	Device presence detected and Phy communication established										
4h	Phy in offline mode as a result of the interface being disabled or running in a BIST loopback mode										

### 15.3.2.2 PxSCTL—Serial ATA Control Register (D17:F4)

Address Offset: Attribute: R/W, RO  
 Default Value: 00000000h Size: 32 bits

SDATA when SINDX.RIDX is 01h. This is a 32-bit read-write register by which software controls sSATA capabilities. Writes to the SControl register result in an action being taken by the PCH or the interface. Reads from the register return the last value written to it.

Bit	Description										
31:20	Reserved										
19:16	<b>Port Multiplier Port (PMP)</b> — R/W. This field is not used by AHCI.										
15:12	<b>Select Power Management (SPM)</b> — R/W. This field is not used by AHCI.										
11:8	<b>Interface Power Management Transitions Allowed (IPM)</b> — R/W. Indicates which power states the PCH is allowed to transition to: <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>No interface restrictions</td> </tr> <tr> <td>1h</td> <td>Transitions to the PARTIAL state disabled</td> </tr> <tr> <td>2h</td> <td>Transitions to the SLUMBER state disabled</td> </tr> <tr> <td>3h</td> <td>Transitions to both PARTIAL and SLUMBER states disabled</td> </tr> </tbody> </table> <p>All other values reserved</p>	Value	Description	0h	No interface restrictions	1h	Transitions to the PARTIAL state disabled	2h	Transitions to the SLUMBER state disabled	3h	Transitions to both PARTIAL and SLUMBER states disabled
Value	Description										
0h	No interface restrictions										
1h	Transitions to the PARTIAL state disabled										
2h	Transitions to the SLUMBER state disabled										
3h	Transitions to both PARTIAL and SLUMBER states disabled										
7:4	<b>Speed Allowed (SPD)</b> — R/W. Indicates the highest allowable speed of the interface. This speed is limited by the CAP.ISS (ABAR+00h:bit 23:20) field. <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>No speed negotiation restrictions</td> </tr> <tr> <td>1h</td> <td>Limit speed negotiation to Generation 1 communication rate</td> </tr> <tr> <td>2h</td> <td>Limit speed negotiation to Generation 2 communication rate</td> </tr> <tr> <td>3h</td> <td>Limit speed negotiation to Generation 3 communication rate</td> </tr> </tbody> </table> <p>All other values reserved.            The PCH Supports Generation 1 communication rates (1.5 Gb/s), Gen 2 rates (3.0 Gb/s) and Gen 3 rates (6.0 Gb/s)</p>	Value	Description	0h	No speed negotiation restrictions	1h	Limit speed negotiation to Generation 1 communication rate	2h	Limit speed negotiation to Generation 2 communication rate	3h	Limit speed negotiation to Generation 3 communication rate
Value	Description										
0h	No speed negotiation restrictions										
1h	Limit speed negotiation to Generation 1 communication rate										
2h	Limit speed negotiation to Generation 2 communication rate										
3h	Limit speed negotiation to Generation 3 communication rate										



Bit	Description								
3:0	<b>Device Detection Initialization (DET)</b> — R/W. Controls the PCH’s device detection and interface initialization.								
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>No device detection or initialization action requested</td> </tr> <tr> <td>1h</td> <td>Perform interface communication initialization sequence to establish communication. This is functionally equivalent to a hard reset and results in the interface being reset and communications re-initialized</td> </tr> <tr> <td>4h</td> <td>Disable the Serial ATA interface and put Phy in offline mode</td> </tr> </tbody> </table>	Value	Description	0h	No device detection or initialization action requested	1h	Perform interface communication initialization sequence to establish communication. This is functionally equivalent to a hard reset and results in the interface being reset and communications re-initialized	4h	Disable the Serial ATA interface and put Phy in offline mode
	Value	Description							
	0h	No device detection or initialization action requested							
1h	Perform interface communication initialization sequence to establish communication. This is functionally equivalent to a hard reset and results in the interface being reset and communications re-initialized								
4h	Disable the Serial ATA interface and put Phy in offline mode								
All other values reserved.									
	When this field is written to a 1h, the PCH initiates COMRESET and starts the initialization process. When the initialization is complete, this field shall remain 1h until set to another value by software. This field may only be changed to 1h or 4h when PxCMD.ST is 0. Changing this field while the PCH is running results in undefined behavior.								

### 15.3.2.3 PxSERR—Serial ATA Error Register (D17:F4)

Address Offset: Attribute: R/WC  
 Default Value: 00000000h Size: 32 bits

SDATA when SINDx.RIDX is 02h.

Bits 26:16 of this register contains diagnostic error information for use by diagnostic software in validating correct operation or isolating failure modes. Bits 11:0 contain error information used by host software in determining the appropriate response to the error condition. If one or more of bits 11:8 of this register are set, the controller will stop the current transfer.

Bit	Description
31:27	Reserved
26	<b>Exchanged (X)</b> : When set to one, this bit indicates that a change in device presence has been detected since the last time this bit was cleared. This bit shall always be set to 1 anytime a COMINIT signal is received. This bit is reflected in the P0IS.PCS bit.
25	<b>Unrecognized FIS Type (F)</b> : Indicates that one or more FISs were received by the Transport layer with good CRC, but had a type field that was not recognized.
24	<b>Transport state transition error (T)</b> : Indicates that an error has occurred in the transition from one state to another within the Transport layer since the last time this bit was cleared.
23	<b>Link Sequence Error (S)</b> : Indicates that one or more Link state machine error conditions was encountered. The Link Layer state machine defines the conditions under which the link layer detects an erroneous transition.
22	<b>Handshake (H)</b> . Indicates that one or more R_ERR handshake response was received in response to frame transmission. Such errors may be the result of a CRC error detected by the recipient, a disparity or 8b/10b decoding error, or other error condition leading to a negative handshake on a transmitted frame.
21	<b>CRC Error (C)</b> . Indicates that one or more CRC errors occurred with the Link Layer.
20	<b>Disparity Error (D)</b> . This field is not used by AHCI.
19	<b>10b to 8b Decode Error (B)</b> . Indicates that one or more 10b to 8b decoding errors occurred.
18	<b>Comm Wake (W)</b> . Indicates that a Comm Wake signal was detected by the Phy.
17	<b>Phy Internal Error (I)</b> . Indicates that the Phy detected some internal error.
16	<b>PhyRdy Change (N)</b> : When set to 1, this bit indicates that the internal PhyRdy signal changed state since the last time this bit was cleared. In the PCH, this bit will be set when PhyRdy changes from a 0 -> 1 or a 1 -> 0. The state of this bit is then reflected in the PxIS.PRCs interrupt status bit and an interrupt will be generated if enabled. Software clears this bit by writing a 1 to it.
15:12	Reserved



Bit	Description
11	<b>Internal Error (E).</b> The sSATA controller failed due to a master or target abort when attempting to access system memory.
10	<b>Protocol Error (P).</b> A violation of the Serial ATA protocol was detected. Note: The PCH does not set this bit for all protocol violations that may occur on the sSATA link.
9	<b>Persistent Communication or Data Integrity Error (C).</b> A communication error that was not recovered occurred that is expected to be persistent. Persistent communications errors may arise from faulty interconnect with the device, from a device that has been removed or has failed, or a number of other causes.
8	<b>Transient Data Integrity Error (T):</b> A data integrity error occurred that was not recovered by the interface.
7:2	Reserved
1	<b>Recovered Communications Error (M).</b> Communications between the device and host was temporarily lost but was re-established. This can arise from a device temporarily being removed, from a temporary loss of Phy synchronization, or from other causes and may be derived from the PhyNRdy signal between the Phy and Link layers.
0	<b>Recovered Data Integrity Error (I).</b> A data integrity error occurred that was recovered by the interface through a retry operation or other recovery action.

## 15.4 AHCI Registers (D17:F4)

**Note:**

These registers are AHCI-specific and available when the PCH is properly configured. The Serial ATA Status, Control, and Error registers are special exceptions and may be accessed on all PCH components if properly configured; see Section 15.3 for details.

The memory mapped registers within the sSATA controller exist in non-cacheable memory space. Additionally, locked accesses are not supported. If software attempts to perform locked transactions to the registers, indeterminate results may occur. Register accesses shall have a maximum size of 64-bits; 64-bit access must not cross an 8-byte alignment boundary. All memory registers are reset by Function Level Reset unless specified otherwise.

The registers are broken into two sections – generic host control and port control. The port control registers are the same for all ports, and there are as many registers banks as there are ports.

**Table 15-3. AHCI Register Address Map**

ABAR + Offset	Mnemonic	Register
00–1Fh	GHC	Generic Host Control
20h–FFh	—	Reserved
100h–17Fh	P0PCR	Port 0 port control registers
180h–1FFh	P1PCR	Port 1 port control registers
200h–27Fh	P2PCR	Port 2 port control registers
280h–2FFh	P3PCR	Port 3 port control registers



## 15.4.1 AHCI Generic Host Control Registers (D17:F4)

Table 15-4. Generic Host Controller Register Address Map

ABAR + Offset	Mnemonic	Register	Default	Attribute
00h–03h	CAP	Host Capabilities	FF22FFC2h	R/WO, RO
04h–07h	GHC	Global PCH Control	00000000h	R/W, RO
08h–0Bh	IS	Interrupt Status	00000000h	R/WC
0Ch–0Fh	PI	Ports Implemented	00000000h	R/WO, RO
10h–13h	VS	AHCI Version	00010300h	RO
1Ch–1Fh	EM_LOC	Enclosure Management Location	01600002h	RO
20h–23h	EM_CTRL	Enclosure Management Control	07010000h	R/W, R/WO, RO
24h–27h	CAP2	HBA Capabilities Extended	00000004h	RO
A0h–A3h	VSP	Vendor Specific	00000001h	RO, R/WO
C8h–C9h	RSTF	Intel® RST Feature Capabilities	003Fh	R/WO

### 15.4.1.1 CAP—Host Capabilities Register (D17:F4)

Address Offset: ABAR + 00h–03h      Attribute: R/WO, RO  
 Default Value: FF22FFC2h      Size: 32 bits  
 Function Level Reset: No

All bits in this register that are R/WO are reset only by PLTRST#.

Bit	Description
31	<b>Supports 64-bit Addressing (S64A)</b> — RO. Indicates that the sSATA controller can access 64-bit data structures. The 32-bit upper bits of the port DMA Descriptor, the PRD Base, and each PRD entry are read/write.
30	<b>Supports Command Queue Acceleration (SCQA)</b> — R/WO. When set to 1, indicates that the sSATA controller supports sSATA command queuing using the DMA Setup FIS. The PCH handles DMA Setup FISes natively, and can handle auto-activate optimization through that FIS.
29	<b>Supports SNotification Register (SSNTF)</b> — R/WO. The PCH sSATA Controller does not support the SNotification register. BIOS must write a 0 to this field.
28	<b>Supports Mechanical Presence Switch (SMPS)</b> — R/WO. When set to 1, indicates whether the sSATA controller supports mechanical presence switches on its ports for use in Hot Plug operations. This value is loaded by platform BIOS prior to OS initialization. If this bit is set, BIOS must also map the sSATAGP pins to the sSATA controller through GPIO space.
27	<b>Supports Staggered Spin-up (SSS)</b> — R/WO. Indicates whether the sSATA controller supports staggered spin-up on its ports, for use in balancing power spikes. This value is loaded by platform BIOS prior to OS initialization. 0 = Staggered spin-up not supported. 1 = Staggered spin-up supported.
26	<b>Supports Aggressive Link Power Management (SALP)</b> — R/WO. 0 = Software shall treat the PxCMD.ALPE and PxCMD.ASP bits as reserved. 1 = The sSATA controller supports auto-generating link requests to the partial or slumber states when there are no commands to process.
25	<b>Supports Activity LED (SAL)</b> — RO. Indicates that the sSATA controller supports a single output pin (sSATALED#) which indicates activity.
24	<b>Supports Command List Override (SCLO)</b> — R/WO. When set to 1, indicates that the Controller supports the PxCMD.CLO bit and its associated function. When cleared to 0, the Controller is not capable of clearing the BSY and DRQ bits in the Status register in order to issue a software reset if these bits are still set from a previous operation.



Bit	Description
23:20	<b>Interface Speed Support (ISS)</b> — R/WO. Indicates the maximum speed the sSATA controller can support on its ports. 1h = 1.5 Gb/s; 2h = 3 Gb/s; 3h = 6 Gb/s The default of this field is dependent upon the supporting speed of PCH. If at least one PCH sSATA port supports 6 Gb/s, the default will be 3h. If no PCH sSATA ports support 6 Gb/s, then the default will be 2h and writes of 3h will be ignored by the PCH. See <a href="#">Section 1.3</a> for details on 6 Gb/s port availability.
19	<b>Supports Non-Zero DMA Offsets (SNZO)</b> — RO. Reserved, as per the AHCI Revision 1.3 specification
18	<b>Supports AHCI Mode Only (SAM)</b> — RO. The sSATA controller may optionally support AHCI access mechanism only. 0 = sSATA controller supports both IDE and AHCI Modes 1 = sSATA controller supports AHCI Mode Only
17:16	Reserved
15	<b>PIO Multiple DRQ Block (PMD)</b> — RO. Hardwired to 1. The sSATA controller supports PIO Multiple DRQ Command Block
14	<b>Slumber State Capable (SSC)</b> — R/WO. When set to 1, the sSATA controller supports the slumber state.
13	<b>Partial State Capable (PSC)</b> — R/WO. When set to 1, the sSATA controller supports the partial state.
12:8	<b>Number of Command Slots (NCS)</b> — RO. Hardwired to 1Fh to indicate support for 32 slots.
7	<b>Command Completion Coalescing Supported (CCCS)</b> — R/WO. 0 = Command Completion Coalescing Not Supported 1 = Command Completion Coalescing Supported
6	<b>Enclosure Management Supported (EMS)</b> — R/WO. 0 = Enclosure Management Not Supported 1 = Enclosure Management Supported
5	<b>Supports External sSATA (SXS)</b> — R/WO. 0 = External sSATA is not supported on any ports 1 = External sSATA is supported on one or more ports When set, SW can examine each sSATA port's Command Register (PxCMD) to determine which port is routed externally.
4:0	<b>Number of Ports (NPS)</b> — RO. Indicates number of supported ports. Note that the number of ports indicated in this field may be more than the number of ports indicated in the PI (ABAR + 0Ch) register.



### 15.4.1.2 GHC—Global PCH Control Register (D17:F4)

Address Offset: ABAR + 04h–07h      Attribute: R/W, RO  
 Default Value: 00000000h      Size: 32 bits

Bit	Description
31	<p><b>AHCI Enable (AE)</b> — R/W. When set, this bit indicates that an AHCI driver is loaded and the controller will be talked to using AHCI mechanisms. This can be used by a PCH that supports both legacy mechanisms (such as SFF-8038i) and AHCI to know when the controller will not be talked to as legacy.</p> <p>0 = Software will communicate with the PCH using legacy mechanisms.            1 = Software will communicate with the PCH using AHCI. The PCH will not have to allow command processing using both AHCI and legacy mechanisms.            Software shall set this bit to 1 before accessing other AHCI registers.</p>
30:3	Reserved
2	<p><b>MSI Revert to Single Message (MRSM)</b> — RO: When set to 1 by hardware, this bit indicates that the host controller requested more than one MSI vector but has reverted to using the first vector only. When this bit is cleared to 0, the Controller has not reverted to single MSI mode (that is, hardware is already in single MSI mode, software has allocated the number of messages requested, or hardware is sharing interrupt vectors if MC.MME &lt; MC.MMC).</p> <p>“MC.MSIE = 1 (MSI is enabled)            “MC.MMC &gt; 0 (multiple messages requested)            “MC.MME &gt; 0 (more than one message allocated)            “MC.MME! = MC.MMC (messages allocated not equal to number requested)</p> <p>When this bit is set to 1, single MSI mode operation is in use and software is responsible for clearing bits in the IS register to clear interrupts.            This bit shall be cleared to 0 by hardware when any of the four conditions stated is false. This bit is also cleared to 0 when MC.MSIE = 1 and MC.MME = 0h. In this case, the hardware has been programmed to use single MSI mode, and is not “reverting” to that mode.            For PCH, the Controller shall always revert to single MSI mode when the number of vectors allocated by the host is less than the number requested. This bit is ignored when GHC.HR = 1.</p>
1	<p><b>Interrupt Enable (IE)</b> — R/W. This global bit enables interrupts from the PCH.</p> <p>0 = All interrupt sources from all ports are disabled.            1 = Interrupts are allowed from the AHCI controller.</p>
0	<p><b>Controller Reset (HR)</b> — R/W. Resets the PCH AHCI controller.</p> <p>0 = No effect            1 = When set by software, this bit causes an internal reset of the PCH AHCI controller. All state machines that relate to data transfers and queuing return to an idle condition, and all ports are re-initialized using COMRESET.</p> <p><b>Note:</b> For further details, consult Section 10.4.3 of the Serial ATA Advanced Host Controller Interface specification revision 1.3.</p>

### 15.4.1.3 IS—Interrupt Status Register (D17:F4)

Address Offset: ABAR + 08h–0Bh      Attribute: R/WC  
 Default Value: 00000000h      Size: 32 bits

This register indicates which of the ports within the controller have an interrupt pending and require service.

Bit	Description
31:4	Reserved. Returns 0.
3	<p><b>Interrupt Pending Status Port[3] (IPS[3])</b> — R/WC.</p> <p>0 = No interrupt pending.            1 = Port 3 has an interrupt pending. Software can use this information to determine which ports require service after an interrupt.</p>



Bit	Description
2	<b>Interrupt Pending Status Port[2] (IPS[2])</b> – R/WC. 0 = No interrupt pending. 1 = Port 2 has an interrupt pending. Software can use this information to determine which ports require service after an interrupt.
1	<b>Interrupt Pending Status Port[1] (IPS[1])</b> – R/WC. 0 = No interrupt pending. 1 = Port 1 has an interrupt pending. Software can use this information to determine which ports require service after an interrupt.
0	<b>Interrupt Pending Status Port[0] (IPS[0])</b> – R/WC. 0 = No interrupt pending. 1 = Port 0 has an interrupt pending. Software can use this information to determine which ports require service after an interrupt.

#### 15.4.1.4 PI—Ports Implemented Register (D17:F4)

Address Offset: ABAR + 0Ch–0Fh      Attribute: R/WO, RO  
 Default Value: 00000000h      Size: 32 bits  
 Function Level Reset: No

This register indicates which ports are exposed to the PCH. It is loaded by platform BIOS. It indicates which ports that the device supports are available for software to use. For ports that are not available, software must not read or write to registers within that port. After BIOS issues initial write to this register, BIOS is requested to issue two reads to this register. If BIOS accesses any of the port specific AHCI address range before setting PI bit, BIOS is required to read the PI register before the initial write to the PI register.

Bit	Description
31:4	Reserved. Returns 0.
3	<b>Ports Implemented Port 3 (PI3)</b> – R/WO. 0 = The port is not implemented. 1 = The port is implemented.
2	<b>Ports Implemented Port 2 (PI2)</b> – R/WO. 0 = The port is not implemented. 1 = The port is implemented.
1	<b>Ports Implemented Port 1 (PI1)</b> – R/WO. 0 = The port is not implemented. 1 = The port is implemented.
0	<b>Ports Implemented Port 0 (PI0)</b> – R/WO. 0 = The port is not implemented. 1 = The port is implemented.

#### 15.4.1.5 VS—AHCI Version Register (D17:F4)

Address Offset: ABAR + 10h–13h      Attribute: RO  
 Default Value: 00010300h      Size: 32 bits

This register indicates the major and minor version of the AHCI specification. It is BCD encoded. The upper two bytes represent the major version number, and the lower two bytes represent the minor version number. Example: Version 3.12 would be represented as 00030102h. The current version of the specification is 1.30 (00010300h).

Bit	Description
31:16	<b>Major Version Number (MJR)</b> – RO. Indicates the major version is 1
15:0	<b>Minor Version Number (MNR)</b> – RO. Indicates the minor version is 30.





### 15.4.1.6 EM\_LOC—Enclosure Management Location Register (D17:F4)

Address Offset: ABAR + 1Ch–1Fh                      Attribute:                      RO  
 Default Value: 01600002h                      Size:                      32 bits

This register identifies the location and size of the enclosure management message buffer. This register is reserved if enclosure management is not supported (that is, CAP.EMS = 0).

Bit	Description
31:16	<b>Offset (OFST)</b> — RO. The offset of the message buffer in Dwords from the beginning of the ABAR.
15:0	<b>Buffer Size (SZ)</b> — RO. Specifies the size of the transmit message buffer area in Dwords. The PCH sSATA controller only supports transmit buffer. A value of 0 is invalid.

### 15.4.1.7 EM\_CTRL—Enclosure Management Control Register (D17:F4)

Address Offset: ABAR + 20h–23h                      Attribute:                      R/W, R/WO, RO  
 Default Value: 07010000h                      Size:                      32 bits

This register is used to control and obtain status for the enclosure management interface. This register includes information on the attributes of the implementation, enclosure management messages supported, the status of the interface, whether any message are pending, and is used to initiate sending messages. This register is reserved if enclosure management is not supported (CAP\_EMS = 0).

Bit	Description
31:27	Reserved
26	<b>Activity LED Hardware Driven (ATTR.ALHD)</b> — R/WO. 1 = The sSATA controller drives the activity LED for the LED message type in hardware and does not utilize software for this LED. The host controller does not begin transmitting the hardware based activity signal until after software has written CTL.TM=1 after a reset condition.
25	<b>Transmit Only (ATTR.XMT)</b> — RO. 0 = The sSATA controller supports transmitting and receiving messages. 1 = The sSATA controller only supports transmitting messages and does not support receiving messages.
24	<b>Single Message Buffer (ATTR.SMB)</b> — RO. 0 = There are separate receive and transmit buffers such that unsolicited messages could be supported. 1 = The sSATA controller has one message buffer that is shared for messages to transmit and messages received. Unsolicited receive messages are not supported and it is software's responsibility to manage access to this buffer.
23:20	Reserved
19	<b>SGPIO Enclosure Management Messages (SUPP.SGPIO)</b> — RO. 1 = The sSATA controller supports the SGPIO register interface message type.
18	<b>SES-2 Enclosure Management Messages (SUPP.SES2)</b> — RO. 1 = The sSATA controller supports the SES-2 message type.
17	<b>SAF-TE Enclosure Management Messages (SUPP.SAFTE)</b> — RO. 1 = The sSATA controller supports the SAF-TE message type.
16	<b>LED Message Types (SUPP.LED)</b> — RO. 1 = The sSATA controller supports the LED message type.
15:10	Reserved
9	<b>Reset (RST):</b> — R/W. 0 = A write of 0 to this bit by software will have no effect. 1 = When set by software, The sSATA controller resets all enclosure management message logic and takes all appropriate reset actions to ensure messages can be transmitted / received after the reset. After the sSATA controller completes the reset operation, the sSATA controller sets the value to 0.



Bit	Description
8	<b>Transmit Message (CTL.TM)</b> — R/W. 0 = A write of 0 to this bit by software will have no effect. 1 = When set by software, The sSATA controller transmits the message contained in the message buffer. When the message is completely sent, the sSATA controller sets the value to 0. Software must not change the contents of the message buffer while CTL.TM is set to 1.
7:1	Reserved
0	<b>Message Received (STS.MR):</b> — RO. Message Received is not supported in the PCH.

### 15.4.1.8 CAP2—HBA Capabilities Extended Register

Address Offset: ABAR + 24h–27h                      Attribute:                      RO  
 Default Value: 00000004h                      Size:                      32 bits  
 Function Level Reset: No

Bit	Description
31:3	Reserved
2	<b>Automatic Partial to Slumber Transitions (APST)</b> 0 = Not supported 1 = Supported
1:0	Reserved

### 15.4.1.9 VSP—Vendor Specific Register

Address Offset: ABAR + A0h–A3h                      Attribute:                      RO  
 Default Value: 00000000h                      Size:                      32 bits

Bit	Description
31:0	Reserved

### 15.4.1.10 RSTF—Intel® RST Feature Capabilities Register

Address Offset: ABAR + C8h–C9h                      Attribute:                      R/WO  
 Default Value: 003Fh                      Size:                      16 bits  
 Function Level Reset: No

No hardware action is taken on this register. This register is needed for the Intel® Rapid Storage Technology (Intel® RST) software. These bits are set by BIOS to request the feature from the appropriate Intel RST software.

Bit	Description
15:12	Reserved
11:10	<b>OROM UI Normal Delay (OUD)</b> — R/WO. The values of these bits specify the delay of the OROM UI Splash Screen in a normal status. 00 = 2 Seconds (Default) 01 = 4 Seconds 10 = 6 Seconds 11 = 8 Seconds If bit 5 = 0b these values will be disregarded.
9	<b>Intel® Smart Response Technology Enable Request (SREQ)</b> — R/WO. Indicates the requested status of the Intel Smart Response Technology support. 0 = Disabled 1 = Enabled



Bit	Description
8	<b>Intel® Rapid Recover Technology Only on esSATA (ROES)</b> — R/WO. Indicates the request that only Intel® Rapid Recovery Technology (Intel® RRT) volumes can span internal and external sSATA (esSATA). If not set, any RAID volume can span internal and external sSATA. 0 = Disabled 1 = Enabled
7	Reserved
6	<b>HDD Unlock (HDDLK)</b> — R/WO. Indicates the requested status of HDD password unlock in the OS. 0 = Disabled 1 = Enabled
5	<b>Intel RST OROM UI (RSTOROMUI)</b> — R/WO. Indicates the requested status of the Intel® RST OROM UI display. 0 = The Intel RST OROM UI and banner are not displayed if all disks and RAID volumes have a normal status. 1 = The Intel RST OROM UI is displayed during each boot.
4	<b>Intel® RRT Enable (RSTE)</b> — R/WO. Indicates the requested status of the Intel® Rapid Recovery Technology support. 0 = Disabled 1 = Enabled
3	<b>RAID 5 Enable (R5E)</b> — R/WO. Indicates the requested status of RAID 5 support. 0 = Disabled 1 = Enabled
2	<b>RAID 10 Enable (R10E)</b> — R/WO. Indicates the requested status of RAID 10 support. 0 = Disabled 1 = Enabled
1	<b>RAID 1 Enable (R1E)</b> — R/WO. Indicates the requested status of RAID 1 support. 0 = Disabled 1 = Enabled
0	<b>RAID 0 Enable (R0E)</b> — R/WO. Indicates the requested status of RAID 0 support. 0 = Disabled 1 = Enabled

### 15.4.2 Port Registers (D17:F4)

Ports not available will result in the corresponding Port DMA register space being reserved. The controller shall ignore writes to the reserved space on write cycles and shall return 0 on read cycle accesses to the reserved location.

**Table 15-5. Port [3:0] DMA Register Address Map (Sheet 1 of 3)**

ABAR + Offset	Mnemonic	Register
100h–103h	P0CLB	Port 0 Command List Base Address
104h–107h	P0CLBU	Port 0 Command List Base Address Upper 32-Bits
108h–10Bh	P0FB	Port 0 FIS Base Address
10Ch–10Fh	P0FBU	Port 0 FIS Base Address Upper 32-Bits
110h–113h	P0IS	Port 0 Interrupt Status
114h–117h	P0IE	Port 0 Interrupt Enable
118h–11Bh	P0CMD	Port 0 Command
11Ch–11Fh	—	Reserved



**Table 15-5. Port [3:0] DMA Register Address Map (Sheet 2 of 3)**

ABAR + Offset	Mnemonic	Register
120h–123h	P0TFD	Port 0 Task File Data
124h–127h	P0SIG	Port 0 Signature
128h–12Bh	P0SSTS	Port 0 Serial ATA Status
12Ch–12Fh	P0SCTL	Port 0 Serial ATA Control
130h–133h	P0SERR	Port 0 Serial ATA Error
134h–137h	P0SACT	Port 0 Serial ATA Active
138h–13Bh	P0CI	Port 0 Command Issue
13Ch–17Fh	—	Reserved
180h–183h	P1CLB	Port 1 Command List Base Address
184h–187h	P1CLBU	Port 1 Command List Base Address Upper 32-Bits
188h–18Bh	P1FB	Port 1 FIS Base Address
18Ch–18Fh	P1FBU	Port 1 FIS Base Address Upper 32-Bits
190h–193h	P1IS	Port 1 Interrupt Status
194h–197h	P1IE	Port 1 Interrupt Enable
198h–19Bh	P1CMD	Port 1 Command
19Ch–19Fh	—	Reserved
1A0h–1A3h	P1TFD	Port 1 Task File Data
1A4h–1A7h	P1SIG	Port 1 Signature
1A8h–1ABh	P1SSTS	Port 1 Serial ATA Status
1ACh–1AFh	P1SCTL	Port 1 Serial ATA Control
1B0h–1B3h	P1SERR	Port 1 Serial ATA Error
1B4h–1B7h	P1SACT	Port 1 Serial ATA Active
1B8h–1BBh	P1CI	Port 1 Command Issue
1BCh–1FFh	—	Reserved
200h–27Fh	—	Registers may be Reserved depending on if port is available.
200h–203h	P2CLB	Port 2 Command List Base Address
204h–207h	P2CLBU	Port 2 Command List Base Address Upper 32-Bits
208h–20Bh	P2FB	Port 2 FIS Base Address
20Ch–20Fh	P2FBU	Port 2 FIS Base Address Upper 32-Bits
210h–213h	P2IS	Port 2 Interrupt Status
214h–217h	P2IE	Port 2 Interrupt Enable
218h–21Bh	P2CMD	Port 2 Command
21Ch–21Fh	—	Reserved
220h–223h	P2TFD	Port 2 Task File Data
224h–227h	P2SIG	Port 2 Signature
228h–22Bh	P2SSTS	Port 2 Serial ATA Status
22Ch–22Fh	P2SCTL	Port 2 Serial ATA Control
230h–233h	P2SERR	Port 2 Serial ATA Error
234h–237h	P2SACT	Port 2 Serial ATA Active
238h–23Bh	P2CI	Port 2 Command Issue



**Table 15-5. Port [3:0] DMA Register Address Map (Sheet 3 of 3)**

ABAR + Offset	Mnemonic	Register
23Ch–27Fh	—	Reserved
280h–2FFh	—	Registers may be Reserved depending on if port is available.
280h–283h	P3CLB	Port 3 Command List Base Address
284h–287h	P3CLBU	Port 3 Command List Base Address Upper 32-Bits
288h–28Bh	P3FB	Port 3 FIS Base Address
28Ch–28Fh	P3FBU	Port 3 FIS Base Address Upper 32-Bits
290h–293h	P3IS	Port 3 Interrupt Status
294h–297h	P3IE	Port 3 Interrupt Enable
298h–29Bh	P3CMD	Port 3 Command
29Ch–29Fh	—	Reserved
2A0h–2A3h	P3TFD	Port 3 Task File Data
2A4h–2A7h	P3SIG	Port 3 Signature
2A8h–2ABh	P3SSTS	Port 3 Serial ATA Status
2ACh–2AFh	P3SCTL	Port 3 Serial ATA Control
2B0h–2B3h	P3SERR	Port 3 Serial ATA Error
2B4h–2B7h	P3SACT	Port 3 Serial ATA Active
2B8h–2BBh	P3CI	Port 3 Command Issue
2BCh–2FFh	—	Reserved

**15.4.2.1 PxCLB—Port [3:0] Command List Base Address Register (D17:F4)**

Address Offset: Port 0: ABAR + 100h      Attribute:      R/W  
 Port 1: ABAR + 180h  
 Port 2: ABAR + 200h  
 Port 3: ABAR + 280h  
 Default Value: Undefined      Size:      32 bits

Bit	Description
31:10	<b>Command List Base Address (CLB)</b> — R/W. Indicates the 32-bit base for the command list for this port. This base is used when fetching commands to execute. The structure pointed to by this address range is 1 KB in length. This address must be 1-KB aligned as indicated by bits 31:10 being read/write. Note that these bits are not reset on a Controller reset.
9:0	Reserved

**15.4.2.2 PxCLBU—Port [3:0] Command List Base Address Upper 32-Bits Register (D17:F4)**

Address Offset: Port 0: ABAR + 104h      Attribute:      R/W  
 Port 1: ABAR + 184h  
 Port 2: ABAR + 204h  
 Port 3: ABAR + 284h  
 Default Value: Undefined      Size:      32 bits

Bit	Description
31:0	<b>Command List Base Address Upper (CLBU)</b> — R/W. Indicates the upper 32-bits for the command list base address for this port. This base is used when fetching commands to execute. Note that these bits are not reset on a Controller reset.

**15.4.2.3 PxFB—Port [3:0] FIS Base Address Register (D17:F4)**

Address Offset: Port 0: ABAR + 108h      Attribute:      R/W  
 Port 1: ABAR + 188h  
 Port 2: ABAR + 208h  
 Port 3: ABAR + 288h  
 Default Value: Undefined      Size:      32 bits

Bit	Description
31:8	<b>FIS Base Address (FB)</b> — R/W. Indicates the 32-bit base for received FISes. The structure pointed to by this address range is 256 bytes in length. This address must be 256-byte aligned, as indicated by bits 31:3 being read/write. Note that these bits are not reset on a Controller reset.
7:0	Reserved

**15.4.2.4 PxFBU—Port [3:0] FIS Base Address Upper 32-Bits Register (D17:F4)**

Address Offset: Port 0: ABAR + 10Ch      Attribute:      R/W  
 Port 1: ABAR + 18Ch  
 Port 2: ABAR + 20Ch  
 Port 3: ABAR + 28Ch  
 Default Value: Undefined      Size:      32 bits

Bit	Description
31:0	<b>FIS Base Address Upper (FBU)</b> — R/W. Indicates the upper 32-bits for the received FIS base for this port. Note that these bits are not reset on a Controller reset.

**15.4.2.5 PxIS—Port [3:0] Interrupt Status Register (D17:F4)**

Address Offset: Port 0: ABAR + 110h      Attribute:      R/WC, RO  
 Port 1: ABAR + 190h  
 Port 2: ABAR + 210h  
 Port 3: ABAR + 290h  
 Default Value: 00000000h      Size:      32 bits

Bit	Description
31	<b>Cold Port Detect Status (CPDS)</b> — RO. Cold presence detect is not supported.



Bit	Description
30	<b>Task File Error Status (TFES)</b> — R/WC. This bit is set whenever the status register is updated by the device and the error bit (PxTFD.bit 0) is set.
29	<b>Host Bus Fatal Error Status (HBFS)</b> — R/WC. Indicates that the PCH encountered an error that it cannot recover from due to a bad software pointer. In PCI, such an indication would be a target or master abort.
28	<b>Host Bus Data Error Status (HBDS)</b> — R/WC. Indicates that the PCH encountered a data error (uncorrectable ECC / parity) when reading from or writing to system memory.
27	<b>Interface Fatal Error Status (IFS)</b> — R/WC. Indicates that the PCH encountered an error on the sSATA interface which caused the transfer to stop.
26	<b>Interface Non-fatal Error Status (INFS)</b> — R/WC. Indicates that the PCH encountered an error on the sSATA interface but was able to continue operation.
25	Reserved
24	<b>Overflow Status (OFS)</b> — R/WC. Indicates that the PCH received more bytes from a device than was specified in the PRD table for the command.
23	<b>Incorrect Port Multiplier Status (IPMS)</b> — R/WC. The PCH sSATA controller does not support Port Multipliers.
22	<b>PhyRdy Change Status (PRCS)</b> — RO. When set to one, this bit indicates the internal PhyRdy signal changed state. This bit reflects the state of PxSERR.DIAG.N. Unlike most of the other bits in the register, this bit is RO and is only cleared when PxSERR.DIAG.N is cleared. Note that the internal PhyRdy signal also transitions when the port interface enters partial or slumber power management states. Partial and slumber must be disabled when Surprise Removal Notification is desired, otherwise the power management state transitions will appear as false insertion and removal events.
21:8	Reserved
7	<b>Device Interlock Status (DIS)</b> — R/WC. When set, this bit indicates that a platform mechanical presence switch has been opened or closed, which may lead to a change in the connection state of the device. This bit is only valid in systems that support an mechanical presence switch (CAP.SIS [ABAR+00:bit 28] set). For systems that do not support an mechanical presence switch, this bit will always be 0.
6	<b>Port Connect Change Status (PCS)</b> — RO. This bit reflects the state of PxSERR.DIAG.X. (ABAR+130h/1D0h/230h/2D0h, bit 26) Unlike other bits in this register, this bit is only cleared when PxSERR.DIAG.X is cleared. 0 = No change in Current Connect Status. 1 = Change in Current Connect Status.
5	<b>Descriptor Processed (DPS)</b> — R/WC. A PRD with the I bit set has transferred all its data.
4	<b>Unknown FIS Interrupt (UFS)</b> — RO. When set to 1, this bit indicates that an unknown FIS was received and has been copied into system memory. This bit is cleared to 0 by software clearing the PxSERR.DIAG.F bit to 0. Note that this bit does not directly reflect the PxSERR.DIAG.F bit. PxSERR.DIAG.F is set immediately when an unknown FIS is detected, whereas this bit is set when the FIS is posted to memory. Software should wait to act on an unknown FIS until this bit is set to 1 or the two bits may become out of sync.
3	<b>Set Device Bits Interrupt (SDBS)</b> — R/WC. A Set Device Bits FIS has been received with the I bit set and has been copied into system memory.
2	<b>DMA Setup FIS Interrupt (DSS)</b> — R/WC. A DMA Setup FIS has been received with the I bit set and has been copied into system memory.
1	<b>PIO Setup FIS Interrupt (PSS)</b> — R/WC. A PIO Setup FIS has been received with the I bit set, it has been copied into system memory, and the data related to that FIS has been transferred.
0	<b>Device to Host Register FIS Interrupt (DHRS)</b> — R/WC. A D2H Register FIS has been received with the I bit set, and has been copied into system memory.



### 15.4.2.6 PxIE—Port [3:0] Interrupt Enable Register (D17:F4)

Address Offset: Port 0: ABAR + 114h      Attribute:      R/W, RO  
 Port 1: ABAR + 194h  
 Port 2: ABAR + 214h  
 Port 3: ABAR + 294h  
 Default Value: 00000000h      Size:      32 bits

This register enables and disables the reporting of the corresponding interrupt to system software. When a bit is set (1) and the corresponding interrupt condition is active, then an interrupt is generated. Interrupt sources that are disabled (0) are still reflected in the status registers.

Bit	Description
31	<b>Cold Presence Detect Enable (CPDE)</b> — RO. Cold Presence Detect is not supported.
30	<b>Task File Error Enable (TFEE)</b> — R/W. When set, and GHC.IE and PxTFD.STS.ERR (due to a reception of the error register from a received FIS) are set, the PCH will generate an interrupt.
29	<b>Host Bus Fatal Error Enable (HBFE)</b> — R/W. When set, and GHC.IE and PxS.HBFS are set, the PCH will generate an interrupt.
28	<b>Host Bus Data Error Enable (HBDE)</b> — R/W. When set, and GHC.IE and PxS.HBDS are set, the PCH will generate an interrupt.
27	<b>Host Bus Data Error Enable (HBDE)</b> — R/W. When set, GHC.IE is set, and PxIS.HBDS is set, the PCH will generate an interrupt.
26	<b>Interface Non-fatal Error Enable (INFE)</b> — R/W. When set, GHC.IE is set, and PxIS.INFS is set, the PCH will generate an interrupt.
25	Reserved
24	<b>Overflow Error Enable (OFE)</b> — R/W. When set, and GHC.IE and PxS.OFS are set, the PCH will generate an interrupt.
23	<b>Incorrect Port Multiplier Enable (IPME)</b> — R/W. The PCH sSATA controller does not support Port Multipliers. BIOS and storage software should keep this bit cleared to 0.
22	<b>PhyRdy Change Interrupt Enable (PRCE)</b> — R/W. When set, and GHC.IE is set, and PxIS.PRCS is set, the PCH shall generate an interrupt.
21:8	Reserved
7	<b>Device Interlock Enable (DIE)</b> — R/W. When set, and PxIS.DIS is set, the PCH will generate an interrupt. For systems that do not support an mechanical presence switch, this bit shall be a read-only 0.
6	<b>Port Change Interrupt Enable (PCE)</b> — R/W. When set, and GHC.IE and PxS.PCS are set, the PCH will generate an interrupt.
5	<b>Descriptor Processed Interrupt Enable (DPE)</b> — R/W. When set, and GHC.IE and PxS.DPS are set, the PCH will generate an interrupt.
4	<b>Unknown FIS Interrupt Enable (UFIE)</b> — R/W. When set, and GHC.IE is set and an unknown FIS is received, the PCH will generate this interrupt.
3	<b>Set Device Bits FIS Interrupt Enable (SDBE)</b> — R/W. When set, and GHC.IE and PxS.SDBS are set, the PCH will generate an interrupt.
2	<b>DMA Setup FIS Interrupt Enable (DSE)</b> — R/W. When set, and GHC.IE and PxS.DSS are set, the PCH will generate an interrupt.
1	<b>PIO Setup FIS Interrupt Enable (PSE)</b> — R/W. When set, and GHC.IE and PxS.PSS are set, the PCH will generate an interrupt.
0	<b>Device to Host Register FIS Interrupt Enable (DHRE)</b> — R/W. When set, and GHC.IE and PxS.DHRS are set, the PCH will generate an interrupt.





**15.4.2.7 PxCMD—Port [3:0] Command Register (D17:F4)**

Address Offset: Port 0: ABAR + 118h      Attribute: R/W, RO, R/WO  
 Port 1: ABAR + 198h  
 Port 2: ABAR + 218h  
 Port 3: ABAR + 298h  
 Default Value: 0000w00wh      Size: 32 bits  
 where w = 00?0b (for?, see bit description)  
 Function Level Reset: No (Bit 21, 19 and 18 only)

Bit	Description														
31:28	<p><b>Interface Communication Control (ICC)</b> — R/W. This is a four bit field that can be used to control reset and power states of the interface. Writes to this field will cause actions on the interface, either as primitives or an OOB sequence, and the resulting status of the interface will be reported in the PxSSTS register (Address offset Port 0: ABAR+124h, Port 1: ABAR+1A4h, Port 2: ABAR+224h, Port 3: ABAR+2A4h, Port 4: ABAR+224h, Port 5: ABAR+2A4h).</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Definition</th> </tr> </thead> <tbody> <tr> <td>Fh-7h</td> <td>Reserved</td> </tr> <tr> <td>6h</td> <td>Slumber: This will cause the PCH to request a transition of the interface to the slumber state. The sSATA device may reject the request and the interface will remain in its current state</td> </tr> <tr> <td>5h-3h</td> <td>Reserved</td> </tr> <tr> <td>2h</td> <td>Partial: This will cause the PCH to request a transition of the interface to the partial state. The sSATA device may reject the request and the interface will remain in its current state.</td> </tr> <tr> <td>1h</td> <td>Active: This will cause the PCH to request a transition of the interface into the active</td> </tr> <tr> <td>0h</td> <td>No-Op / Idle: When software reads this value, it indicates the PCH is not in the process of changing the interface state or sending a device reset, and a new link command may be issued.</td> </tr> </tbody> </table> <p>When system software writes a non-reserved value other than No-Op (0h), the PCH will perform the action and update this field back to Idle (0h).                      If software writes to this field to change the state to a state the link is already in (such as, interface is in the active state and a request is made to go to the active state), the PCH will take no action and return this field to Idle.  <b>Note:</b> When the ALPE bit (bit 26) is set, then this register should not be set to 02h or 06h.</p>	Value	Definition	Fh-7h	Reserved	6h	Slumber: This will cause the PCH to request a transition of the interface to the slumber state. The sSATA device may reject the request and the interface will remain in its current state	5h-3h	Reserved	2h	Partial: This will cause the PCH to request a transition of the interface to the partial state. The sSATA device may reject the request and the interface will remain in its current state.	1h	Active: This will cause the PCH to request a transition of the interface into the active	0h	No-Op / Idle: When software reads this value, it indicates the PCH is not in the process of changing the interface state or sending a device reset, and a new link command may be issued.
Value	Definition														
Fh-7h	Reserved														
6h	Slumber: This will cause the PCH to request a transition of the interface to the slumber state. The sSATA device may reject the request and the interface will remain in its current state														
5h-3h	Reserved														
2h	Partial: This will cause the PCH to request a transition of the interface to the partial state. The sSATA device may reject the request and the interface will remain in its current state.														
1h	Active: This will cause the PCH to request a transition of the interface into the active														
0h	No-Op / Idle: When software reads this value, it indicates the PCH is not in the process of changing the interface state or sending a device reset, and a new link command may be issued.														
27	<p><b>Aggressive Slumber / Partial (ASP)</b> — R/W. When set to 1, and the ALPE bit (bit 26) is set, the PCH shall aggressively enter the slumber state when it clears the PxCI register and the PxSACT register is cleared. When cleared, and the ALPE bit is set, the PCH will aggressively enter the partial state when it clears the PxCI register and the PxSACT register is cleared. If CAP.SALP is cleared to 0, software shall treat this bit as reserved.</p>														
26	<p><b>Aggressive Link Power Management Enable (ALPE)</b> — R/W. When set to 1, the PCH will aggressively enter a lower link power state (partial or slumber) based upon the setting of the ASP bit (bit 27).</p>														
25	<p><b>Drive LED on ATAPI Enable (DLAE)</b> — R/W. When set to 1, the PCH will drive the LED pin active for ATAPI commands (PxCLB[Chz.A] set) in addition to ATA commands. When cleared, the PCH will only drive the LED pin active for ATA commands. See Section 5.17.12 for details on the activity LED.</p>														
24	<p><b>Device is ATAPI (ATAPI)</b> — R/W. When set to 1, the connected device is an ATAPI device. This bit is used by the PCH to control whether or not to generate the desktop LED when commands are active. See Section 5.17.12 for details on the activity LED.</p>														
23	<p><b>Automatic Partial Slumber Transitions Enabled (APSTE)</b>— R/W.                      0 = This port will not perform Automatic Partial to Slumber Transitions.                      1 = The HBA may perform Automatic Partial to Slumber Transitions.  <b>Note:</b> Software should only set this bit to '1' if CAP2.APST is set to '1'.</p>														
22	Reserved														



Bit	Description
21	<b>External sSATA Port (ESP)</b> — R/WO. 0 = This port supports internal sSATA devices only. 1 = This port will be used with an external sSATA device and hot-plug is supported. When set, CAP.SXS must also be set. This bit is not reset by Function Level Reset.
20	Reserved
19	<b>Mechanical Switch Attached to Port (MPSP)</b> — R/WO. If set to 1, the PCH supports a mechanical presence switch attached to this port. The PCH takes no action on the state of this bit – it is for system software only. For example, if this bit is cleared, and an mechanical presence switch toggles, the PCH still treats it as a proper mechanical presence switch event. <b>Note:</b> This bit is not reset on a Controller reset or by a Function Level Reset.
18	<b>Hot Plug Capable Port (HPCP)</b> — R/WO. 0 = Port is not capable of Hot-Plug. 1 = Port is Hot-Plug capable. This indicates whether the platform exposes this port to a device which can be Hot-Plugged. sSATA by definition is hot-pluggable, but not all platforms are constructed to allow the device to be removed (it may be screwed into the chassis, for example). This bit can be used by system software to indicate a feature such as “eject device” to the end-user. The PCH takes no action on the state of this bit — it is for system software only. For example, if this bit is cleared, and a Hot-Plug event occurs, the PCH still treats it as a proper Hot-Plug event. <b>Note:</b> This bit is not reset on a Controller reset or by a Function Level Reset.
17:16	Reserved
15	<b>Controller Running (CR)</b> — RO. When this bit is set, the DMA engines for a port are running.
14	<b>FIS Receive Running (FR)</b> — RO. When set, the FIS Receive DMA engine for the port is running.
13	<b>Mechanical Presence Switch State (MPSS)</b> — RO. The MPSS bit reports the state of a mechanical presence switch attached to this port. If CAP.SMPS is set to 1 and the mechanical presence switch is closed then this bit is cleared to 0. If CAP.SMPS is set to 1 and the mechanical presence switch is open then this bit is set to 1. If CAP.SMPS is set to '0' then this bit is cleared to 0. Software should only use this bit if both CAP.SMPS and PxCMD.MPSP are set to 1.
12:8	<b>Current Command Slot (CCS)</b> — RO. Indicates the current command slot the PCH is processing. This field is valid when the ST bit is set in this register, and is constantly updated by the PCH. This field can be updated as soon as the PCH recognizes an active command slot, or at some point soon after when it begins processing the command. This field is used by software to determine the current command issue location of the PCH. In queued mode, software shall not use this field, as its value does not represent the current command being executed. Software shall only use PxCI and PxSACT when running queued commands.
7:5	Reserved
4	<b>FIS Receive Enable (FRE)</b> — R/W. When set, the PCH may post received FISes into the FIS receive area pointed to by PxFB (ABAR+108h/188h/208h/288h) and PxFBU (ABAR+10Ch/18Ch/20Ch/28Ch). When cleared, received FISes are not accepted by the PCH, except for the first D2H (device-to-host) register FIS after the initialization sequence. System software must not set this bit until PxFB (PxFBU) have been programmed with a valid pointer to the FIS receive area, and if software wishes to move the base, this bit must first be cleared, and software must wait for the FR bit (bit 14) in this register to be cleared.
3	<b>Command List Override (CLO)</b> — R/W. Setting this bit to 1 causes PxTFD.STS.BSY and PxTFD.STS.DRQ to be cleared to 0. This allows a software reset to be transmitted to the device regardless of whether the BSY and DRQ bits are still set in the PxTFD.STS register. The Controller sets this bit to 0 when PxTFD.STS.BSY and PxTFD.STS.DRQ have been cleared to 0. A write to this register with a value of 0 shall have no effect. This bit shall only be set to 1 immediately prior to setting the PxCMD.ST bit to 1 from a previous value of 0. Setting this bit to 1 at any other time is not supported and will result in indeterminate behavior. Software must wait for CLO to be cleared to 0 before setting PxCMD.ST to 1.
2	<b>Power On Device (POD)</b> — RO. Cold presence detect not supported. Defaults to 1.



Bit	Description
1	<p><b>Spin-Up Device (SUD)</b> — R/W / RO</p> <p>This bit is R/W and defaults to 0 for systems that support staggered spin-up (R/W when CAP.SSS (ABAR+00h:bit 27) is 1). Bit is RO 1 for systems that do not support staggered spin-up (when CAP.SSS is 0).</p> <p>0 = No action. 1 = On an edge detect from 0 to 1, the PCH starts a COMRESET initialization sequence to the device.</p> <p>Clearing this bit to 0 does not cause any OOB signal to be sent on the interface. When this bit is cleared to 0 and PxSCTL.DET=0h, the Controller will enter listen mode.</p>
0	<p><b>Start (ST)</b> — R/W. When set, the PCH may process the command list. When cleared, the PCH may not process the command list. Whenever this bit is changed from a 0 to a 1, the PCH starts processing the command list at entry 0. Whenever this bit is changed from a 1 to a 0, the PxCI register is cleared by the PCH upon the PCH putting the controller into an idle state. Refer to section 10.3 of the Serial ATA AHCI Specification for important restrictions on when ST can be set to 1 and cleared to 0.</p>

#### 15.4.2.8 PxTFD—Port [3:0] Task File Data Register (D17:F4)

Address Offset:	Port 0: ABAR + 120h	Attribute:	RO
	Port 1: ABAR + 1A0h		
	Port 2: ABAR + 220h		
	Port 3: ABAR + 2A0h		
Default Value:	0000007Fh	Size:	32 bits

This is a 32-bit register that copies specific fields of the task file when FISes are received. The FISes that contain this information are: D2H Register FIS, PIO Setup FIS and Set Device Bits FIS

Bit	Description																		
31:16	Reserved																		
15:8	<b>Error (ERR)</b> — RO. Contains the latest copy of the task file error register.																		
7:0	<p><b>Status (STS)</b> — RO. Contains the latest copy of the task file status register. Fields of note in this register that affect AHCI.</p> <table border="1"> <thead> <tr> <th>Bit</th> <th>Field</th> <th>Definition</th> </tr> </thead> <tbody> <tr> <td>7</td> <td>BSY</td> <td>Indicates the interface is busy</td> </tr> <tr> <td>6:4</td> <td>N/A</td> <td>Not applicable</td> </tr> <tr> <td>3</td> <td>DRQ</td> <td>Indicates a data transfer is requested</td> </tr> <tr> <td>2:1</td> <td>N/A</td> <td>Not applicable</td> </tr> <tr> <td>0</td> <td>ERR</td> <td>Indicates an error during the transfer</td> </tr> </tbody> </table>	Bit	Field	Definition	7	BSY	Indicates the interface is busy	6:4	N/A	Not applicable	3	DRQ	Indicates a data transfer is requested	2:1	N/A	Not applicable	0	ERR	Indicates an error during the transfer
Bit	Field	Definition																	
7	BSY	Indicates the interface is busy																	
6:4	N/A	Not applicable																	
3	DRQ	Indicates a data transfer is requested																	
2:1	N/A	Not applicable																	
0	ERR	Indicates an error during the transfer																	



### 15.4.2.9 PxSIG—Port [3:0] Signature Register (D17:F4)

Address Offset: Port 0: ABAR + 124h      Attribute:      RO  
                   Port 1: ABAR + 1A4h  
                   Port 2: ABAR + 224h  
                   Port 3: ABAR + 2A4h  
 Default Value: FFFFFFFFh                      Size:                      32 bits

This is a 32-bit register which contains the initial signature of an attached device when the first D2H Register FIS is received from that device. It is updated once after a reset sequence.

Bit	Description										
31:0	<p><b>Signature (SIG)</b> — RO. Contains the signature received from a device on the first D2H register FIS. The bit order is as follows:</p> <table border="1"> <thead> <tr> <th>Bit</th> <th>Field</th> </tr> </thead> <tbody> <tr> <td>31:24</td> <td>LBA High Register</td> </tr> <tr> <td>23:16</td> <td>LBA Mid Register</td> </tr> <tr> <td>15:8</td> <td>LBA Low Register</td> </tr> <tr> <td>7:0</td> <td>Sector Count Register</td> </tr> </tbody> </table>	Bit	Field	31:24	LBA High Register	23:16	LBA Mid Register	15:8	LBA Low Register	7:0	Sector Count Register
Bit	Field										
31:24	LBA High Register										
23:16	LBA Mid Register										
15:8	LBA Low Register										
7:0	Sector Count Register										

### 15.4.2.10 PxSSTS—Port [3:0] Serial ATA Status Register (D17:F4)

Address Offset: Port 0: ABAR + 128h      Attribute:      RO  
                   Port 1: ABAR + 1A8h  
                   Port 2: ABAR + 228h  
                   Port 3: ABAR + 2A8h  
 Default Value: 00000000h                      Size:                      32 bits

This is a 32-bit register that conveys the current state of the interface and host. The PCH updates it continuously and asynchronously. When the PCH transmits a COMRESET to the device, this register is updated to its reset values.

Bit	Description										
31:12	Reserved										
11:8	<p><b>Interface Power Management (IPM)</b> — RO. Indicates the current interface state:</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Device not present or communication not established</td> </tr> <tr> <td>1h</td> <td>Interface in active state</td> </tr> <tr> <td>2h</td> <td>Interface in PARTIAL power management state</td> </tr> <tr> <td>6h</td> <td>Interface in SLUMBER power management state</td> </tr> </tbody> </table> <p>All other values reserved.</p>	Value	Description	0h	Device not present or communication not established	1h	Interface in active state	2h	Interface in PARTIAL power management state	6h	Interface in SLUMBER power management state
Value	Description										
0h	Device not present or communication not established										
1h	Interface in active state										
2h	Interface in PARTIAL power management state										
6h	Interface in SLUMBER power management state										
7:4	<p><b>Current Interface Speed (SPD)</b> — RO. Indicates the negotiated interface communication speed.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Device not present or communication not established</td> </tr> <tr> <td>1h</td> <td>Generation 1 communication rate negotiated</td> </tr> <tr> <td>2h</td> <td>Generation 2 communication rate negotiated</td> </tr> <tr> <td>3h</td> <td>Generation 3 communication rate negotiated</td> </tr> </tbody> </table> <p>All other values reserved.                      The PCH supports Gen 1 communication rates (1.5 Gb/s), Gen 2 rates (3.0 Gb/s) and Gen 3 rates (6.0 Gb/s)</p>	Value	Description	0h	Device not present or communication not established	1h	Generation 1 communication rate negotiated	2h	Generation 2 communication rate negotiated	3h	Generation 3 communication rate negotiated
Value	Description										
0h	Device not present or communication not established										
1h	Generation 1 communication rate negotiated										
2h	Generation 2 communication rate negotiated										
3h	Generation 3 communication rate negotiated										



Bit	Description
3:0	<b>Device Detection (DET)</b> — RO. Indicates the interface device detection and Phy state:
	<b>Value</b> <b>Description</b>
	0h        No device detected and Phy communication not established
	1h        Device presence detected but Phy communication not established
	3h        Device presence detected and Phy communication established
	4h        Phy in offline mode as a result of the interface being disabled or running in a BIST loopback mode
	All other values reserved.

**15.4.2.11 PxSCTL — Port [3:0] Serial ATA Control Register (D17:F4)**

Address Offset:    Port 0: ABAR + 12Ch            Attribute:            R/W, RO  
                           Port 1: ABAR + 1ACh  
                           Port 2: ABAR + 22Ch  
                           Port 3: ABAR + 2ACh  
 Default Value:    00000004h                            Size:                    32 bits

This is a 32-bit read-write register by which software controls sSATA capabilities. Writes to the SControl register result in an action being taken by the PCH or the interface. Reads from the register return the last value written to it.

Bit	Description
31:20	Reserved
19:16	<b>Port Multiplier Port (PMP)</b> — R/W. This field is not used by AHCI
15:12	<b>Select Power Management (SPM)</b> — R/W. This field is not used by AHCI
11:8	<b>Interface Power Management Transitions Allowed (IPM)</b> — R/W. Indicates which power states the PCH is allowed to transition to:
	<b>Value</b> <b>Description</b>
	0h        No interface restrictions
	1h        Transitions to the PARTIAL state disabled
	2h        Transitions to the SLUMBER state disabled
	3h        Transitions to both PARTIAL and SLUMBER states disabled
	All other values reserved
7:4	<b>Speed Allowed (SPD)</b> — R/W. Indicates the highest allowable speed of the interface. This speed is limited by the CAP.ISS (ABAR+00h:bit 23:20) field.
	<b>Value</b> <b>Description</b>
	0h        No speed negotiation restrictions
	1h        Limit speed negotiation to Generation 1 communication rate
	2h        Limit speed negotiation to Generation 2 communication rate
	3h        Limit speed negotiation to Generation 3 communication rate
	The PCH Supports Gen 1 communication rates (1.5 Gb/s), Gen 2 rates (3.0 Gb/s) and Gen 3 rates (6.0 Gb/s) If software changes SPD after port has been enabled, software is required to perform a port reset using DET=1h. This field shall remain 1h until set to another value by software.



Bit	Description								
3:0	<p><b>Device Detection Initialization (DET)</b> — R/W. Controls the PCH’s device detection and interface initialization.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>No device detection or initialization action requested</td> </tr> <tr> <td>1h</td> <td>Perform interface communication initialization sequence to establish communication. This is functionally equivalent to a hard reset and results in the interface being reset and communications re-initialized</td> </tr> <tr> <td>4h</td> <td>Disable the Serial ATA interface and put Phy in offline mode</td> </tr> </tbody> </table> <p>All other values reserved.            When this field is written to a 1h, the PCH initiates COMRESET and starts the initialization process. When the initialization is complete, this field shall remain 1h until set to another value by software. This field may only be changed to 1h or 4h when PxCMD.ST is 0. Changing this field while the PCH is running results in undefined behavior.  <b>Note:</b> It is permissible to implement any of the Serial ATA defined behaviors for transmission of COMRESET when DET=1h.</p>	Value	Description	0h	No device detection or initialization action requested	1h	Perform interface communication initialization sequence to establish communication. This is functionally equivalent to a hard reset and results in the interface being reset and communications re-initialized	4h	Disable the Serial ATA interface and put Phy in offline mode
Value	Description								
0h	No device detection or initialization action requested								
1h	Perform interface communication initialization sequence to establish communication. This is functionally equivalent to a hard reset and results in the interface being reset and communications re-initialized								
4h	Disable the Serial ATA interface and put Phy in offline mode								

**15.4.2.12 PxSERR—Port [3:0] Serial ATA Error Register (D17:F4)**

Address Offset: Port 0: ABAR + 130h      Attribute: R/WC  
 Port 1: ABAR + 1B0h  
 Port 2: ABAR + 230h  
 Port 3: ABAR + 2B0h  
 Default Value: 00000000h      Size: 32 bits

Bits 26:16 of this register contain diagnostic error information for use by diagnostic software in validating correct operation or isolating failure modes. Bits 11:0 contain error information used by host software in determining the appropriate response to the error condition. If one or more of bits 11:8 of this register are set, the controller will stop the current transfer.

Bit	Description
31:27	Reserved
26	<b>Exchanged (X)</b> — R/WC. When set to 1, this bit indicates that a change in device presence has been detected since the last time this bit was cleared. This bit shall always be set to 1 anytime a COMINIT signal is received. This bit is reflected in the POIS.PCS bit.
25	<b>Unrecognized FIS Type (F)</b> — R/WC. Indicates that one or more FISs were received by the Transport layer with good CRC, but had a type field that was not recognized.
24	<b>Transport state transition error (T)</b> — R/WC. Indicates that an error has occurred in the transition from one state to another within the Transport layer since the last time this bit was cleared.
23	<b>Link Sequence Error (S)</b> : Indicates that one or more Link state machine error conditions was encountered. The Link Layer state machine defines the conditions under which the link layer detects an erroneous transition.
22	<b>Handshake (H)</b> — R/WC. Indicates that one or more R_ERR handshake response was received in response to frame transmission. Such errors may be the result of a CRC error detected by the recipient, a disparity or 8b/10b decoding error, or other error condition leading to a negative handshake on a transmitted frame.
21	<b>CRC Error (C)</b> — R/WC. Indicates that one or more CRC errors occurred with the Link Layer.
20	<b>Disparity Error (D)</b> — R/WC. This field is not used by AHCI.
19	<b>10b to 8b Decode Error (B)</b> — R/WC. Indicates that one or more 10b to 8b decoding errors occurred.
18	<b>Comm Wake (W)</b> — R/WC. Indicates that a Comm Wake signal was detected by the Phy.
17	<b>Phy Internal Error (I)</b> — R/WC. Indicates that the Phy detected some internal error.



Bit	Description
16	<b>PhyRdy Change (N)</b> — R/WC. When set to 1, this bit indicates that the internal PhyRdy signal changed state since the last time this bit was cleared. In the PCH, this bit will be set when PhyRdy changes from a 0 -> 1 or a 1 -> 0. The state of this bit is then reflected in the PxIS.PRCs interrupt status bit and an interrupt will be generated if enabled. Software clears this bit by writing a 1 to it.
15:12	Reserved
11	<b>Internal Error (E)</b> — R/WC. The sSATA controller failed due to a master or target abort when attempting to access system memory.
10	<b>Protocol Error (P)</b> — R/WC. A violation of the Serial ATA protocol was detected. <b>Note:</b> The PCH does not set this bit for all protocol violations that may occur on the sSATA link.
9	<b>Persistent Communication or Data Integrity Error (C)</b> — R/WC. A communication error that was not recovered occurred that is expected to be persistent. Persistent communications errors may arise from faulty interconnect with the device, from a device that has been removed or has failed, or a number of other causes.
8	<b>Transient Data Integrity Error (T)</b> — R/WC. A data integrity error occurred that was not recovered by the interface.
7:2	Reserved.
1	<b>Recovered Communications Error (M)</b> — R/WC. Communications between the device and host was temporarily lost but was re-established. This can arise from a device temporarily being removed, from a temporary loss of Phy synchronization, or from other causes and may be derived from the PhyNRdy signal between the Phy and Link layers.
0	<b>Recovered Data Integrity Error (I)</b> — R/WC. A data integrity error occurred that was recovered by the interface through a retry operation or other recovery action.

#### 15.4.2.13 PxSACT—Port [3:0] Serial ATA Active Register (D17:F4)

Address Offset:	Port 0: ABAR + 134h Port 1: ABAR + 1B4h Port 2: ABAR + 234h Port 3: ABAR + 2B4h	Attribute:	R/W
Default Value:	00000000h	Size:	32 bits

Bit	Description
31:0	<b>Device Status (DS)</b> — R/W. System software sets this bit for sSATA queuing operations prior to setting the PxCI.CI bit in the same command slot entry. This field is cleared using the Set Device Bits FIS. This field is also cleared when PxCMD.ST (ABAR+118h/198h/218h/298h:bit 0) is cleared by software, and as a result of a COMRESET or SRST.

#### 15.4.2.14 PxCI—Port [3:0] Command Issue Register (D17:F4)

Address Offset:	Port 0: ABAR + 138h Port 1: ABAR + 1B8h Port 2: ABAR + 238h Port 3: ABAR + 2B8h	Attribute:	R/W
Default Value:	00000000h	Size:	32 bits

Bit	Description
31:0	<b>Commands Issued (CI)</b> — R/W. This field is set by software to indicate to the PCH that a command has been built-in system memory for a command slot and may be sent to the device. When the PCH receives a FIS which clears the BSY and DRQ bits for the command, it clears the corresponding bit in this register for that command slot. Bits in this field shall only be set to 1 by software when PxCMD.ST is set to 1. This field is also cleared when PxCMD.ST (ABAR+118h/198h/218h/298h:bit 0) is cleared by software.

### §







# 16 EHCI Controller Registers (D29:F0, D26:F0)

## 16.1 USB EHCI Configuration Registers (USB EHCI—D29:F0, D26:F0)

**Note:** Prior to BIOS initialization of the PCH USB subsystem, the EHCI controllers will appear as Function 7. After BIOS initialization, the EHCI controllers will be Function 0.

**Note:** Register address locations that are not shown in Table 16-1 should be treated as Reserved (see Section 9.2 for details).

**Table 16-1. USB EHCI PCI Register Address Map (USB EHCI—D29:F0, D26:F0) (Sheet 1 of 2)**

Offset	Mnemonic	Register Name	Default Value	Attribute
00h–01h	VID	Vendor Identification	8086h	RO
02h–03h	DID	Device Identification	See register description	RO
04h–05h	PCICMD	PCI Command	0000h	R/W, RO
06h–07h	PCISTS	PCI Status	0290h	R/W, RO
08h	RID	Revision Identification	See register description	RO
09h	PI	Programming Interface	20h	RO
0Ah	SCC	Sub Class Code	03h	RO
0Bh	BCC	Base Class Code	0Ch	RO
0Dh	PMLT	Primary Master Latency Timer	00h	RO
0Eh	HEADTYP	Header Type	00h	RO
10h–13h	MEM_BASE	Memory Base Address	00000000h	R/W, RO
2Ch–2Dh	SVID	USB EHCI Subsystem Vendor Identification	XXXXh	R/W
2Eh–2Fh	SID	USB EHCI Subsystem Identification	XXXXh	R/W
34h	CAP_PTR	Capabilities Pointer	50h	RO
3Ch	INT_LN	Interrupt Line	00h	R/W
3Dh	INT_PN	Interrupt Pin	See register description	RO
50h	PWR_CAPID	PCI Power Management Capability ID	01h	RO
51h	NXT_PTR1	Next Item Pointer	58h	R/W
52h–53h	PWR_CAP	Power Management Capabilities	C9C2h	R/W
54h–55h	PWR_CNTL_STS	Power Management Control/Status	0000h	R/W, R/WC, RO
58h	DEBUG_CAPID	Debug Port Capability ID	0Ah	RO
59h	NXT_PTR2	Next Item Pointer #2	98h	RWS
5Ah–5Bh	DEBUG_BASE	Debug Port Base Offset	20A0h	RO
60h	USB_RELNUM	USB Release Number	20h	RO
61h	FL_ADJ	Frame Length Adjustment	20h	R/W, RO
62h–63h	PWAKE_CAP	Port Wake Capabilities	01FFh	R/W, RO
64h–67h	—	Reserved	—	—





### 16.1.3 PCICMD—PCI Command Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 04h–05h  
Default Value: 0000h

Attribute: R/W, RO  
Size: 16 bits

Bit	Description
15:11	Reserved Read Only
10	<p><b>Interrupt Disable</b> — R/W.</p> <p>0 = The function is capable of generating interrupts. 1 = The function can not generate its interrupt to the interrupt controller. Note that the corresponding Interrupt Status bit (D29:F0, D26:F0:06h, bit 3) is not affected by the interrupt enable.</p>
9	<b>Fast Back to Back Enable (FBE)</b> — RO. Hardwired to 0.
8	<p><b>SERR# Enable (SERR_EN)</b> — R/W.</p> <p>0 = Disables EHC's capability to generate an SERR#. 1 = The Enhanced Host controller (EHC) is capable of generating (internally) SERR# in the following cases:</p> <ul style="list-style-type: none"> <li>•When it receive a completion status other than "successful" for one of its DMA initiated memory reads on DMI (and subsequently on its internal interface).</li> <li>•When it detects an address or command parity error and the Parity Error Response bit is set.</li> <li>•When it detects a data parity error (when the data is going into the EHC) and the Parity Error Response bit is set.</li> </ul>
7	<b>Wait Cycle Control (WCC)</b> — RO. Hardwired to 0.
6	<p><b>Parity Error Response (PER)</b> — R/W.</p> <p>0 = The EHC is not checking for correct parity (on its internal interface). 1 = The EHC is checking for correct parity (on its internal interface) and halt operation when bad parity is detected during the data phase.</p> <p><b>Note:</b> If the EHC detects bad parity on the address or command phases when the bit is set to 1, the host controller does not take the cycle. It halts the host controller (if currently not halted) and sets the Host System Error bit in the USBSTS register. This applies to both requests and completions from the system interface.</p> <p>This bit must be set in order for the parity errors to generate SERR#.</p>
5	<b>VGA Palette Snoop (VPS)</b> — RO. Hardwired to 0.
4	<b>Postable Memory Write Enable (PMWE)</b> — RO. Hardwired to 0.
3	<b>Special Cycle Enable (SCE)</b> — RO. Hardwired to 0.
2	<p><b>Bus Master Enable (BME)</b> — R/W.</p> <p>0 = Disables this functionality. 1 = Enables the PCH to act as a master on the PCI bus for USB transfers.</p>
1	<p><b>Memory Space Enable (MSE)</b> — R/W. This bit controls access to the USB 2.0 Memory Space registers.</p> <p>0 = Disables this functionality. 1 = Enables accesses to the USB 2.0 registers. The Base Address register (D29:F0, D26:F0:10h) for USB 2.0 should be programmed before this bit is set.</p>
0	<b>I/O Space Enable (IOSE)</b> — RO. Hardwired to 0.




### 16.1.4 PCISTS—PCI Status Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 06h-07h  
 Default Value: 0290h

Attribute: R/WC, RO  
 Size: 16 bits

**Note:** For the writable bits, software must write a 1 to clear bits that are set. Writing a 0 to the bit has no effect.

Bit	Description
15	<b>Detected Parity Error (DPE)</b> — R/WC. 0 = No parity error detected. 1 = This bit is set by the PCH when a parity error is seen by the EHCI controller, regardless of the setting of bit 6 or bit 8 in the Command register or any other conditions.
14	<b>Signaled System Error (SSE)</b> — R/WC. 0 = No SERR# signaled by the PCH. 1 = This bit is set by the PCH when it signals SERR# (internally). The SER_EN bit (bit 8 of the Command Register) must be 1 for this bit to be set.
13	<b>Received Master Abort (RMA)</b> — R/WC. 0 = No master abort received by EHC on a memory access. 1 = This bit is set when EHC, as a master, receives a master abort status on a memory access. This is treated as a Host Error and halts the DMA engines. This event can optionally generate an SERR# by setting the SERR# Enable bit.
12	<b>Received Target Abort (RTA)</b> — R/WC. 0 = No target abort received by EHC on memory access. 1 = This bit is set when EHC, as a master, receives a target abort status on a memory access. This is treated as a Host Error and halts the DMA engines. This event can optionally generate an SERR# by setting the SERR# Enable bit (D29:F0, D26:F0:04h, bit 8).
11	<b>Signaled Target Abort (STA)</b> — RO. This bit is used to indicate when the EHCI function responds to a cycle with a target abort. There is no reason for this to happen, so this bit is hardwired to 0.
10:9	<b>DEVSEL# Timing Status (DEVT_STS)</b> — RO. This 2-bit field defines the timing for DEVSEL# assertion. Read Only
8	<b>Master Data Parity Error Detected (DPED)</b> — R/WC. 0 = No data parity error detected on USB2.0 read completion packet. 1 = This bit is set by the PCH when a data parity error is detected on a USB 2.0 read completion packet on the internal interface to the EHCI host controller and bit 6 of the Command register is set to 1.
7	<b>Fast Back to Back Capable (FB2BC)</b> — RO. Hardwired to 1.
6	<b>User Definable Features (UDF)</b> — RO. Hardwired to 0.
5	<b>66 MHz Capable (66 MHz_CAP)</b> — RO. Hardwired to 0.
4	<b>Capabilities List (CAP_LIST)</b> — RO. Hardwired to 1 indicating that offset 34h contains a valid capabilities pointer.
3	<b>Interrupt Status</b> — RO. This bit reflects the state of this function's interrupt at the input of the enable/disable logic. 0 = This bit will be 0 when the interrupt is de-asserted. 1 = This bit is a 1 when the interrupt is asserted. The value reported in this bit is independent of the value in the Interrupt Enable bit.
2:0	Reserved



### 16.1.5 RID—Revision Identification Register (USB EHCI—D29:F0, D26:F0)

Offset Address: 08h                                  Attribute: RO  
 Default Value: See bit description              Size: 8 bits

Bit	Description
7:0	<b>Revision ID</b> — RO. See <a href="#">Section 1.4</a> or the specification update for the value of the RID Register.

### 16.1.6 PI—Programming Interface Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 09h                                  Attribute: RO  
 Default Value: 20h                                  Size: 8 bits

Bit	Description
7:0	<b>Programming Interface</b> — RO. A value of 20h indicates that this USB 2.0 host controller conforms to the EHCI Specification.

### 16.1.7 SCC—Sub Class Code Register (USB EHCI—D29:F0, D26:F0)


Address Offset: 0Ah                                  Attribute: RO  
 Default Value: 03h                                  Size: 8 bits

Bit	Description
7:0	<b>Sub Class Code (SCC)</b> — RO. 03h = Universal serial bus host controller.

### 16.1.8 BCC—Base Class Code Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 0Bh                                  Attribute: RO  
 Default Value: 0Ch                                  Size: 8 bits

Bit	Description
7:0	<b>Base Class Code (BCC)</b> — RO. 0Ch = Serial bus controller.



### 16.1.9 PMLT—Primary Master Latency Timer Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 0Dh Attribute: RO  
 Default Value: 00h Size: 8 bits

Bit	Description
7:0	<b>Master Latency Timer Count (MLTC)</b> — RO. Hardwired to 00h. Because the EHCI controller is internally implemented with arbitration on an interface (and not PCI), it does not need a master latency timer.

### 16.1.10 HEADTYP—Header Type Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 0Eh Attribute: RO  
 Default Value: 00h Size: 8 bits

Bit	Description
7	<b>Multi-Function Device</b> — RO. When set to '1' indicates this is a multifunction device: 0 = Single-function device 1 = Multi-function device.
6:0	<b>Configuration Layout.</b> Hardwired to 00h, which indicates the standard PCI configuration layout.

### 16.1.11 MEM\_BASE—Memory Base Address Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 10h–13h Attribute: R/W, RO  
 Default Value: 00000000h Size: 32 bits

Bit	Description
31:10	<b>Base Address</b> — R/W. Bits [31:10] correspond to memory address signals [31:10], respectively. This gives 1-KB of locatable memory space aligned to 1-KB boundaries.
9:4	Reserved
3	<b>Prefetchable</b> — RO. Hardwired to 0 indicating that this range should not be prefetched.
2:1	<b>Type</b> — RO. Hardwired to 00b indicating that this range can be mapped anywhere within 32-bit address space.
0	<b>Resource Type Indicator (RTE)</b> — RO. Hardwired to 0 indicating that the base address field in this register maps to memory space.



### 16.1.12 SVID—USB EHCI Subsystem Vendor ID Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 2Ch–2Dh      Attribute: R/W  
 Default Value: XXXXh      Size: 16 bits  
 Reset: None      Power Well: Core

Bit	Description
15:0	<p><b>Subsystem Vendor ID (SVID)</b> — R/W. This register, in combination with the USB 2.0 Subsystem ID register, enables the operating system to distinguish each subsystem from the others.</p> <p><b>Note:</b> Writes to this register are enabled when the WRT_RDONLY bit (D29:F0, D26:F0:80h, bit 0) is set to 1.</p>

### 16.1.13 SID—USB EHCI Subsystem ID Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 2Eh–2Fh      Attribute: R/W  
 Default Value: XXXXh      Size: 16 bits  
 Reset: None      Power Well: Core

Bit	Description
15:0	<p><b>Subsystem ID (SID)</b> — R/W. BIOS sets the value in this register to identify the Subsystem ID. This register, in combination with the Subsystem Vendor ID register, enables the operating system to distinguish each subsystem from other(s).</p> <p><b>Note:</b> Writes to this register are enabled when the WRT_RDONLY bit (D29:F0, D26:F0:80h, bit 0) is set to 1.</p>

### 16.1.14 CAP\_PTR—Capabilities Pointer Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 34h      Attribute: RO  
 Default Value: 50h      Size: 8 bits  
 Power Well: Core

Bit	Description
7:0	<p><b>Capabilities Pointer (CAP_PTR)</b> — RO. This register points to the starting offset of the USB 2.0 capabilities ranges.</p>

### 16.1.15 INT\_LN—Interrupt Line Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 3Ch      Attribute: R/W  
 Default Value: 00h      Size: 8 bits  
 Reset: No      Power Well: Core

Bit	Description
7:0	<p><b>Interrupt Line (INT_LN)</b> — R/W. This data is not used by the PCH. It is used as a scratchpad register to communicate to software the interrupt line that the interrupt pin is connected to.</p>



### 16.1.16 INT\_PN—Interrupt Pin Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 3Dh Attribute: RO  
Default Value: See Description Size: 8 bits

Bit	Description
7:0	<b>Interrupt Pin</b> — RO. This reflects the value of D29IP.E1IP (Chipset Config Registers:Offset 3108:bits 3:0) or D26IP.E2IP (Chipset Config Registers:Offset 3114:bits 3:0). NOTE: As a single function device, only INTA# may be used while the other three interrupt lines have no meaning. (refer to PCI 3.0 spec section 2.2.6 Interrupt Pins) <b>Note:</b> Bits 7:4 are always 0h

### 16.1.17 PWR\_CAPID—PCI Power Management Capability ID Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 50h Attribute: RO  
Default Value: 01h Size: 8 bits


Bit	Description
7:0	<b>Power Management Capability ID</b> — RO. A value of 01h indicates that this is a PCI Power Management capabilities field.

### 16.1.18 NXT\_PTR1—Next Item Pointer #1 Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 51h Attribute: R/W  
Default Value: 58h Size: 8 bits  
Power Well: Core

Bit	Description
7:0	<b>Next Item Pointer 1 Value</b> — R/W (special). This register defaults to 58h that indicates that the next capability registers begin at configuration offset 58h. This register is writable when the WRT_RDONLY bit (D29:F0, D26:F0:80h, bit 0) is set. This allows BIOS to effectively hide the Debug Port capability registers, if necessary. This register should only be written during system initialization before the plug-and-play software has enabled any master-initiated traffic. Only values of 58h (Debug Port and FLR capabilities visible) and 98h (Debug Port invisible, next capability is FLR) are expected to be programmed in this register. <b>Note:</b> Register not reset by D3-to-D0 warm reset.





### 16.1.19 PWR\_CAP—Power Management Capabilities Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 52h–53h                      Attribute:                      R/W, RO  
 Default Value: C9C2h                      Size:                      16 bits  
 Power Well:                      Core

Bit	Description
15:11	<b>PME Support (PME_SUP)</b> — R/W. This 5-bit field indicates the power states in which the function may assert PME#. The PCH EHC does not support the D1 or D2 states. For all other states, the PCH EHC is capable of generating PME#. Software should never need to modify this field.
10	<b>D2 Support (D2_SUP)</b> — RO. 0 = D2 State is not supported
9	<b>D1 Support (D1_SUP)</b> — RO. 0 = D1 State is not supported
8:6	<b>Auxiliary Current (AUX_CUR)</b> — R/W. The PCH EHC reports 375 mA maximum suspend well current required when in the D3_COLD state.
5	<b>Device Specific Initialization (DSI)</b> — RO. The PCH reports 0, indicating that no device-specific initialization is required.
4	Reserved
3	<b>PME Clock (PME_CLK)</b> — RO. The PCH reports 0, indicating that no PCI clock is required to generate PME#.
2:0	<b>Version (VER)</b> — RO. The PCH reports 010b, indicating that it complies with Revision 1.1 of the PCI Power Management Specification.

**Notes:**

1. Normally, this register is read-only to report capabilities to the power management software. To report different power management capabilities, depending on the system in which the PCH is used, bits 15:11 and 8:6 in this register are writable when the WRT\_RDONLY bit (D29:F0, D26:F0:80h, bit 0) is set. The value written to this register does not affect the hardware other than changing the value returned during a read.
2. Reset: core well, but not D3-to-D0 warm reset.

### 16.1.20 PWR\_CNTL\_STS—Power Management Control/Status Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 54h–55h                      Attribute:                      R/W, R/WC, RO  
 Default Value: 0000h                      Size:                      16 bits  
 Power Well Bits 1,0:Core                      Power Well Bits 15,8:Suspend

Bit	Description
15	<b>PME Status</b> — R/WC. 0 = Writing a 1 to this bit will clear it and cause the internal PME to de-assert (if enabled). 1 = This bit is set when the PCH EHC would normally assert the PME# signal independent of the state of the PME_En bit. <b>Note:</b> This bit must be explicitly cleared by the operating system each time the operating system is loaded. This bit is not reset by Function Level Reset.
14:13	<b>Data Scale</b> — RO. Hardwired to 00b indicating it does not support the associated Data register.
12:9	<b>Data Select</b> — RO. Hardwired to 0000b indicating it does not support the associated Data register.



Bit	Description
8	<b>PME Enable</b> — R/W. 0 = Disable. 1 = Enables the PCH EHC to generate an internal PME signal when PME_Status is 1.  <b>Note:</b> This bit must be explicitly cleared by the operating system each time it is initially loaded. This bit is not reset by Function Level Reset.
7:2	Reserved
1:0	<b>Power State</b> — R/W. This 2-bit field is used both to determine the current power state of EHC function and to set a new power state. The definition of the field values are: 00 = D0 state 11 = D3 <sub>HOT</sub> state If software attempts to write a value of 10b or 01b in to this field, the write operation must complete normally; however, the data is discarded and no state change occurs. When in the D3 <sub>HOT</sub> state, the PCH must not accept accesses to the EHC memory range; but the configuration space must still be accessible. When not in the D0 state, the generation of the interrupt output is blocked. Specifically, the PIRQH is not asserted by the PCH when not in the D0 state. When software changes this value from the D3 <sub>HOT</sub> state to the D0 state, an internal warm (soft) reset is generated, and software must re-initialize the function.

**Note:** Reset (bits 15, 8): suspend well, and not D3-to-D0 warm reset nor core well reset.

### 16.1.21 **DEBUG\_CAPID—Debug Port Capability ID Register (USB EHCI—D29:F0, D26:F0)**

Address Offset: 58h Attribute: RO  
Default Value: 0Ah Size: 8 bits

Bit	Description
7:0	<b>Debug Port Capability ID</b> — RO. Hardwired to 0Ah indicating that this is the start of a Debug Port Capability structure.

### 16.1.22 **NXT\_PTR2—Next Item Pointer #2 Register (USB EHCI—D29:F0, D26:F0)**

Address Offset: 59h Attribute: RO  
Default Value: 98h Size: 8 bits  
Function Level Reset: No

Bit	Description
7:0	<b>Next Item Pointer 2 Capability</b> — RO. This register points to the next capability in the Function Level Reset capability structure.

### 16.1.23 **DEBUG\_BASE—Debug Port Base Offset Register (USB EHCI—D29:F0, D26:F0)**

Address Offset: 5Ah-5Bh Attribute: RO  
Default Value: 20A0h Size: 16 bits

Bit	Description
15:13	<b>BAR Number</b> — RO. Hardwired to 001b to indicate the memory BAR begins at offset 10h in the EHCI configuration space.
12:0	<b>Debug Port Offset</b> — RO. Hardwired to 0A0h to indicate that the Debug Port registers begin at offset A0h in the EHCI memory range.



### 16.1.24 USB\_RELNUM—USB Release Number Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 60h                                      Attribute:                      RO  
 Default Value: 20h                                      Size:                              8 bits

Bit	Description
7:0	<b>USB Release Number</b> — RO. A value of 20h indicates that this controller follows <i>Universal Serial Bus (USB) Specification, Revision 2.0</i> .

### 16.1.25 FL\_ADJ—Frame Length Adjustment Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 61h                                      Attribute:                      R/W  
 Default Value: 20h                                      Size:                              8 bits  
 Function Level Reset: No                                  Power Well:                      Suspend

This feature is used to adjust any offset from the clock source that generates the clock that drives the SOF counter. When a new value is written into these six bits, the length of the frame is adjusted. Its initial programmed value is system dependent based on the accuracy of hardware USB clock and is initialized by system BIOS. This register should only be modified when the HChalted bit (D29:F0, D26:F0:CAPLENGTH + 24h, bit 12) in the USB2.0\_STS register is a 1. Changing value of this register while the host controller is operating yields undefined results. It should not be reprogrammed by USB system software unless the default or BIOS programmed values are incorrect, or the system is restoring the register while returning from a suspended state.

These bits in suspend well and not reset by a D3-to-D0 warm rest or a core well reset.

Bit	Description	
7:6	Reserved — RO. These bits are reserved for future use and should read as 00b.	
5:0	<b>Frame Length Timing Value</b> — R/W. Each decimal value change to this register corresponds to 16 high-speed bit times. The SOF cycle time (number of SOF counter clock periods to generate a SOF micro-frame length) is equal to 59488 + value in this field. The default value is decimal 32 (20h) that gives a SOF cycle time of 60000.	
	<b>Frame Length (# 480 MHz Clocks) (decimal)</b>	<b>Frame Length Timing Value (this register) (decimal)</b>
	59488	0
	59504	1
	59520	2
	—	—
	59984	31
	60000	32
—	—	
60480	62	



### 16.1.26 PWAKE\_CAP—Port Wake Capability Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 62–63h	Attribute: R/W, RO
Default Value: 07FFh	Size: 16 bits
Function Level Reset: No	Power Well: Suspend

This register is in the suspend power well. The intended use of this register is to establish a policy about which ports are to be used for wake events. Bit positions 1–8(D29) or 1–6(D26) in the mask correspond to a physical port implemented on the current EHCI controller. A 1 in a bit position indicates that a device connected below the port can be enabled as a wake-up device and the port may be enabled for disconnect/connect or overcurrent events as wake-up events. This is an information-only mask register. The bits in this register **do not** affect the actual operation of the EHCI host controller. The system-specific policy can be established by BIOS initializing this register to a system-specific value. System software uses the information in this register when enabling devices and ports for remote wake-up.

These bits are not reset by a D3-to-D0 warm rest or a core well reset.

Bit	Description
15:11	Reserved, Read Only
10:1 (D29)	<b>Port Wake Up Capability Mask</b> — R/W. Bit positions 1-10 correspond to a physical port implemented on this host controller. For example, bit position 1 corresponds to port 1, bit position 2 corresponds to port 2, etc.
0	<b>Port Wake Implemented</b> — R/W. A 1 in this bit indicates that this register is implemented to software.

### 16.1.27 PDO— Port Disable Override

Address Offset: 64h	Attribute: R/W, RO
Default Value: 0000h	Size: 16 bits
Power Well: Suspend	

Bit	Description
15:8	Reserved, Read Only
7:0	<b>USB Port Disable</b> — R/W. A '1' in a bit position prevents the corresponding USB port from reporting a Device Connection to the hub. Attempts to enable the port will be ignored by the hardware when this bit is 1. For EHCI 2: bit 7 and 6 are reserved. Writing to these bits has no significance. This register cannot be written when the USB Per-Port Registers Write Enable bit (in Power Management I/O Space) is 0.





### 16.1.30 LEG\_EXT\_CS—USB EHCI Legacy Support Extended Control / Status Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 6C-6Fh                      Attribute:                  R/W, R/WC, RO  
 Default Value: 00000000h                 Size:                         32 bits  
 Power Well: Suspend  
 Function Level Reset: No

**Note:** These bits are not reset by a D3-to-D0 warm rest or a core well reset.

Bit	Description
31	<b>SMI on BAR</b> — R/WC. Software clears this bit by writing a 1 to it. 0 = Base Address Register (BAR) not written. 1 = This bit is set to 1 when the Base Address Register (BAR) is written.
30	<b>SMI on PCI Command</b> — R/WC. Software clears this bit by writing a 1 to it. 0 = PCI Command (PCICMD) Register Not written. 1 = This bit is set to 1 when the PCI Command (PCICMD) Register is written.
29	<b>SMI on OS Ownership Change</b> — R/WC. Software clears this bit by writing a 1 to it. 0 = No HC OS Owned Semaphore bit change. 1 = This bit is set to 1 when the HC OS Owned Semaphore bit in the LEG_EXT_CAP register (D29:F0, D26:F0:68h, bit 24) transitions from 1 to 0 or 0 to 1.
28:22	Reserved
21	<b>SMI on Async Advance</b> — RO. This bit is a shadow bit of the Interrupt on Async Advance bit (D29:F0, D26:F0:CAPLENGTH + 24h, bit 5) in the USB2.0_STS register. <b>Note:</b> To clear this bit system software must write a 1 to the Interrupt on Async Advance bit in the USB2.0_STS register.
20	<b>SMI on Host System Error</b> — RO. This bit is a shadow bit of Host System Error bit in the USB2.0_STS register (D29:F0, D26:F0:CAPLENGTH + 24h, bit 4). <b>Note:</b> To clear this bit system software must write a 1 to the Host System Error bit in the USB2.0_STS register.
19	<b>SMI on Frame List Rollover</b> — RO. This bit is a shadow bit of Frame List Rollover bit (D29:F0, D26:F0:CAPLENGTH + 24h, bit 3) in the USB2.0_STS register. <b>Note:</b> To clear this bit system software must write a 1 to the Frame List Rollover bit in the USB2.0_STS register.
18	<b>SMI on Port Change Detect</b> — RO. This bit is a shadow bit of Port Change Detect bit (D29:F0, D26:F0:CAPLENGTH + 24h, bit 2) in the USB2.0_STS register. <b>Note:</b> To clear this bit system software must write a 1 to the Port Change Detect bit in the USB2.0_STS register.
17	<b>SMI on USB Error</b> — RO. This bit is a shadow bit of USB Error Interrupt (USBERRINT) bit (D29:F0, D26:F0:CAPLENGTH + 24h, bit 1) in the USB2.0_STS register. <b>Note:</b> To clear this bit system software must write a 1 to the USB Error Interrupt bit in the USB2.0_STS register.
16	<b>SMI on USB Complete</b> — RO. This bit is a shadow bit of USB Interrupt (USBINT) bit (D29:F0, D26:F0:CAPLENGTH + 24h, bit 0) in the USB2.0_STS register. <b>Note:</b> To clear this bit system software must write a 1 to the USB Interrupt bit in the USB2.0_STS register.
15	<b>SMI on BAR Enable</b> — R/W. 0 = Disable. 1 = Enable. When this bit is 1 and SMI on BAR (D29:F0, D26:F0:6Ch, bit 31) is 1, then the host controller will issue an SMI.
14	<b>SMI on PCI Command Enable</b> — R/W. 0 = Disable. 1 = Enable. When this bit is 1 and SMI on PCI Command (D29:F0, D26:F0:6Ch, bit 30) is 1, then the host controller will issue an SMI.



Bit	Description
13	<b>SMI on OS Ownership Enable</b> — R/W. 0 = Disable. 1 = Enable. When this bit is a 1 AND the OS Ownership Change bit (D29:F0, D26:F0:6Ch, bit 29) is 1, the host controller will issue an SMI.
12:6	Reserved
5	<b>SMI on Async Advance Enable</b> — R/W. 0 = Disable. 1 = Enable. When this bit is a 1, and the SMI on Async Advance bit (D29:F0, D26:F0:6Ch, bit 21) is a 1, the host controller will issue an SMI immediately.
4	<b>SMI on Host System Error Enable</b> — R/W. 0 = Disable. 1 = Enable. When this bit is a 1, and the SMI on Host System Error (D29:F0, D26:F0:6Ch, bit 20) is a 1, the host controller will issue an SMI.
3	<b>SMI on Frame List Rollover Enable</b> — R/W. 0 = Disable. 1 = Enable. When this bit is a 1, and the SMI on Frame List Rollover bit (D29:F0, D26:F0:6Ch, bit 19) is a 1, the host controller will issue an SMI.
2	<b>SMI on Port Change Enable</b> — R/W. 0 = Disable. 1 = Enable. When this bit is a 1, and the SMI on Port Change Detect bit (D29:F0, D26:F0:6Ch, bit 18) is a 1, the host controller will issue an SMI.
1	<b>SMI on USB Error Enable</b> — R/W. 0 = Disable. 1 = Enable. When this bit is a 1, and the SMI on USB Error bit (D29:F0, D26:F0:6Ch, bit 17) is a 1, the host controller will issue an SMI immediately.
0	<b>SMI on USB Complete Enable</b> — R/W. 0 = Disable. 1 = Enable. When this bit is a 1, and the SMI on USB Complete bit (D29:F0, D26:F0:6Ch, bit 16) is a 1, the host controller will issue an SMI immediately.

### 16.1.31 SPECIAL\_SMI—Intel Specific USB 2.0 SMI Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 70h-73h                      Attribute:                      R/W, R/WC  
 Default Value: 00000000h                  Size:                              32 bits  
 Power Well:                                  Suspend  
 Function Level Reset: No

**Note:** These bits are not reset by a D3-to-D0 warm rest or a core well reset.

Bit	Description
31:25	Reserved
24:22	<b>SMI on PortOwner</b> — R/WC. Software clears these bits by writing a 1 to it. 0 = No Port Owner bit change. 1 = Bits 24:22 correspond to the Port Owner bits for ports 0 (22) through 3 (24). These bits are set to 1 when the associated Port Owner bits transition from 0 to 1 or 1 to 0.
21	<b>SMI on PMCSR</b> — R/WC. Software clears these bits by writing a 1 to it. 0 = Power State bits Not modified. 1 = Software modified the Power State bits in the Power Management Control/Status (PMCSR) register (D29:F0, D26:F0:54h).
20	<b>SMI on Async</b> — R/WC. Software clears these bits by writing a 1 to it. 0 = No Async Schedule Enable bit change 1 = Async Schedule Enable bit transitioned from 1 to 0 or 0 to 1.
19	<b>SMI on Periodic</b> — R/WC. Software clears this bit by writing a 1 it. 0 = No Periodic Schedule Enable bit change. 1 = Periodic Schedule Enable bit transitions from 1 to 0 or 0 to 1.



Bit	Description
18	<b>SMI on CF</b> — R/WC. Software clears this bit by writing a 1 it. 0 = No Configure Flag (CF) change. 1 = Configure Flag (CF) transitions from 1 to 0 or 0 to 1.
17	<b>SMI on HCHalted</b> — R/WC. Software clears this bit by writing a 1 it. 0 = HCHalted did Not transition to 1 (as a result of the Run/Stop bit being cleared). 1 = HCHalted transitions to 1 (as a result of the Run/Stop bit being cleared).
16	<b>SMI on HCRreset</b> — R/WC. Software clears this bit by writing a 1 it. 0 = HCRESET did Not transitioned to 1. 1 = HCRESET transitioned to 1.
15:6	<b>SMI on PortOwner Enable</b> — R/W. 0 = Disable. 1 = Enable. When any of these bits are 1 and the corresponding SMI on PortOwner bits are 1, then the host controller will issue an SMI. Unused ports should have their corresponding bits cleared.
5	<b>SMI on PMSCR Enable</b> — R/W. 0 = Disable. 1 = Enable. When this bit is 1 and SMI on PMSCR is 1, then the host controller will issue an SMI.
4	<b>SMI on Async Enable</b> — R/W. 0 = Disable. 1 = Enable. When this bit is 1 and SMI on Async is 1, then the host controller will issue an SMI
3	<b>SMI on Periodic Enable</b> — R/W. 0 = Disable. 1 = Enable. When this bit is 1 and SMI on Periodic is 1, then the host controller will issue an SMI.
2	<b>SMI on CF Enable</b> — R/W. 0 = Disable. 1 = Enable. When this bit is 1 and SMI on CF is 1, then the host controller will issue an SMI.
1	<b>SMI on HCHalted Enable</b> — R/W. 0 = Disable. 1 = Enable. When this bit is a 1 and SMI on HCHalted is 1, then the host controller will issue an SMI.
0	<b>SMI on HCRreset Enable</b> — R/W. 0 = Disable. 1 = Enable. When this bit is a 1 and SMI on HCRreset is 1, then host controller will issue an SMI.

### 16.1.32 OCMAP—Over-Current Mapping Register

Address Offset: 74-77h  
 Default Value: C0300C03h  
 Function Level Reset: No

Attribute: R/W  
 Size: 32 bits  
 Power well: Suspend

Bit	Description																																				
31:24	OC3/OC7 Mapping Each bit position maps OC3 (EHCI 1) and OC7 (EHCI2) to a set of ports as follows: EHCI 1: Map OC3 <table border="1"> <tr> <td><b>Bit</b></td> <td>31</td> <td>30</td> <td>29</td> <td>28</td> <td>27</td> <td>26</td> <td>25</td> <td>24</td> </tr> <tr> <td><b>PCH USB2.0 Port</b></td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> </table> EHCI 2: Map OC7 <table border="1"> <tr> <td><b>Bit</b></td> <td>31</td> <td>30</td> <td>29</td> <td>28</td> <td>27</td> <td>26</td> <td>25</td> <td>24</td> </tr> <tr> <td><b>PCH USB2.0 Port</b></td> <td>Rsvd</td> <td>Rsvd</td> <td>13</td> <td>12</td> <td>11</td> <td>10</td> <td>9</td> <td>8</td> </tr> </table> It is software responsibility to ensure that a given port's bit map is set only for one OC pin.	<b>Bit</b>	31	30	29	28	27	26	25	24	<b>PCH USB2.0 Port</b>	7	6	5	4	3	2	1	0	<b>Bit</b>	31	30	29	28	27	26	25	24	<b>PCH USB2.0 Port</b>	Rsvd	Rsvd	13	12	11	10	9	8
<b>Bit</b>	31	30	29	28	27	26	25	24																													
<b>PCH USB2.0 Port</b>	7	6	5	4	3	2	1	0																													
<b>Bit</b>	31	30	29	28	27	26	25	24																													
<b>PCH USB2.0 Port</b>	Rsvd	Rsvd	13	12	11	10	9	8																													





Bit	Description																																																
23:16	<p>OC2/OC6 Mapping Each bit position maps OC2 (EHCI 1) and OC6 (EHCI2) to a set of ports as follows:                      EHCI 1: Map OC2</p> <table border="0" data-bbox="553 380 1412 443"> <tr> <td><b>Bit</b></td> <td>23</td> <td>22</td> <td>21</td> <td>20</td> <td>19</td> <td>18</td> <td>17</td> <td>16</td> <td></td> </tr> <tr> <td><b>PCH USB2.0 Port</b></td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> <td></td> </tr> </table> <p>EHCI 2: Map OC6</p> <table border="0" data-bbox="553 478 1412 541"> <tr> <td><b>Bit</b></td> <td>23</td> <td>22</td> <td>21</td> <td>20</td> <td>19</td> <td>18</td> <td>17</td> <td>16</td> <td></td> </tr> <tr> <td><b>PCH USB2.0 Port</b></td> <td>Rsvd</td> <td>Rsvd</td> <td>13</td> <td>12</td> <td>11</td> <td>10</td> <td>9</td> <td>8</td> <td></td> </tr> </table> <p>It is software responsibility to ensure that a given port's bit map is set only for one OC pin.</p>									<b>Bit</b>	23	22	21	20	19	18	17	16		<b>PCH USB2.0 Port</b>	7	6	5	4	3	2	1	0		<b>Bit</b>	23	22	21	20	19	18	17	16		<b>PCH USB2.0 Port</b>	Rsvd	Rsvd	13	12	11	10	9	8	
<b>Bit</b>	23	22	21	20	19	18	17	16																																									
<b>PCH USB2.0 Port</b>	7	6	5	4	3	2	1	0																																									
<b>Bit</b>	23	22	21	20	19	18	17	16																																									
<b>PCH USB2.0 Port</b>	Rsvd	Rsvd	13	12	11	10	9	8																																									
15:08	<p>OC1/OC5 Mapping Each bit position maps OC1 (EHCI 1) and OC5 (EHCI2) to a set of ports as follows:                      EHCI 1: Map OC1</p> <table border="0" data-bbox="553 657 1412 720"> <tr> <td><b>Bit</b></td> <td>15</td> <td>14</td> <td>13</td> <td>12</td> <td>11</td> <td>10</td> <td>9</td> <td>8</td> <td></td> </tr> <tr> <td><b>PCH USB2.0 Port</b></td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> <td></td> </tr> </table> <p>EHCI 2: Map OC5</p> <table border="0" data-bbox="553 756 1412 819"> <tr> <td><b>Bit</b></td> <td>15</td> <td>14</td> <td>13</td> <td>12</td> <td>11</td> <td>10</td> <td>9</td> <td>8</td> <td></td> </tr> <tr> <td><b>PCH USB2.0 Port</b></td> <td>Rsvd</td> <td>Rsvd</td> <td>13</td> <td>12</td> <td>11</td> <td>10</td> <td>9</td> <td>8</td> <td></td> </tr> </table> <p>It is software responsibility to ensure that a given port's bit map is set only for one OC pin.</p>									<b>Bit</b>	15	14	13	12	11	10	9	8		<b>PCH USB2.0 Port</b>	7	6	5	4	3	2	1	0		<b>Bit</b>	15	14	13	12	11	10	9	8		<b>PCH USB2.0 Port</b>	Rsvd	Rsvd	13	12	11	10	9	8	
<b>Bit</b>	15	14	13	12	11	10	9	8																																									
<b>PCH USB2.0 Port</b>	7	6	5	4	3	2	1	0																																									
<b>Bit</b>	15	14	13	12	11	10	9	8																																									
<b>PCH USB2.0 Port</b>	Rsvd	Rsvd	13	12	11	10	9	8																																									
07:00	<p>OC0/OC4 Mapping Each bit position maps OC0 (EHCI 1) and OC4 (EHCI2) to a set of ports as follows:                      EHCI 1: Map OC0</p> <table border="0" data-bbox="553 934 1412 997"> <tr> <td><b>Bit</b></td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> <td></td> </tr> <tr> <td><b>PCH USB2.0 Port</b></td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> <td></td> </tr> </table> <p>EHCI 2: Map OC4</p> <table border="0" data-bbox="553 1033 1412 1096"> <tr> <td><b>Bit</b></td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> <td></td> </tr> <tr> <td><b>PCH USB2.0 Port</b></td> <td>Rsvd</td> <td>Rsvd</td> <td>13</td> <td>12</td> <td>11</td> <td>10</td> <td>9</td> <td>8</td> <td></td> </tr> </table> <p>It is software responsibility to ensure that a given port's bit map is set only for one OC pin.</p>									<b>Bit</b>	7	6	5	4	3	2	1	0		<b>PCH USB2.0 Port</b>	7	6	5	4	3	2	1	0		<b>Bit</b>	7	6	5	4	3	2	1	0		<b>PCH USB2.0 Port</b>	Rsvd	Rsvd	13	12	11	10	9	8	
<b>Bit</b>	7	6	5	4	3	2	1	0																																									
<b>PCH USB2.0 Port</b>	7	6	5	4	3	2	1	0																																									
<b>Bit</b>	7	6	5	4	3	2	1	0																																									
<b>PCH USB2.0 Port</b>	Rsvd	Rsvd	13	12	11	10	9	8																																									



### 16.1.33 RMHWKCTL—RMH Wake Control Register

Address Offset: 7Eh  
 Default Value: 0000h  
 Function Level Reset: No

Attribute: R/W, RO  
 Size: 16 bits  
 Power well: Suspend

Bit	Description
15:09	Reserved
08	<b>RMH Inherit EHCI Wake Control Settings</b> — R/W. 0 = bits 2:0 of this register <b>DO NOT</b> reflect the appropriate bits of EHCI PORTSC0 bits 22:20. 1 = Bits 2:0 of this register reflect the appropriate bits of EHCI PORTSC0 bits 22:20.
07:04	Reserved
03	<b>RMH Upstream Wake on Device Resume Disable</b> — R/W. 0 = The RMH will initiate a resume on its upstream port and cause a wake when a device resume occurs on an enabled downstream port 1 = The RMH will <b>NOT</b> initiate a resume on its upstream port and cause a wake when a device resume occurs on an enabled downstream port
02	<b>RMH Upstream Wake on OC Disable</b> — R/W. 0 = The RMH will initiate a resume on its upstream port and cause a wake when over-current condition occurs downstream port 1 = The RMH will <b>NOT</b> initiate a resume on its upstream port and cause a wake when over-current condition occurs downstream port
01	<b>RMH Upstream Wake on Disconnect Disable</b> — R/W. 0 = The RMH will initiate a resume on its upstream port and cause a wake when a disconnect event occurs on a downstream port 1 = The RMH will <b>NOT</b> initiate a resume on its upstream port and cause a wake when a disconnect event occurs on a downstream port
00	<b>RMH Upstream Wake on Connect Disable</b> — R/W. 0 = The RMH will initiate a resume on its upstream port and cause a wake when a connect event occurs on a downstream port 1 = The RMH will <b>NOT</b> initiate a resume on its upstream port and cause a wake when a connect event occurs on a downstream port

### 16.1.34 ACCESS\_CNTL—Access Control Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 80h  
 Default Value: 00h  
 Function Level Reset: No

Attribute: R/W  
 Size: 8 bits

Bit	Description
7:1	Reserved
0	<b>WRT_RDONLY</b> — R/W. When set to 1, this bit enables a select group of normally read-only registers in the EHC function to be written by software. Registers that may only be written when this mode is entered are noted in the summary tables and detailed description as "Read/Write-Special". The registers fall into two categories: 1. System-configured parameters 2. Status bits



### 16.1.35 EHCIIR1—EHCI Initialization Register 1 (USB EHCI—D29:F0, D26:F0)

Address Offset: 84h  
Default Value: 01h  
Power well: Core

Attribute: R/W  
Size: 32 bits

Bit	Description
31:29	Reserved
28	<b>EHCI Prefetch Entry Clear</b> — R/W. 0 = EHC will clear prefetched entries in DMA. 1 = EHC will not clear prefetched entries in DMA
27:19	Reserved
18	<b>EHCI Initialization Register 1 Field 2</b> — R/W. BIOS may program this field.
17:11	Reserved
10:9	<b>EHCI Initialization Register 1 Field 1</b> — R/W. BIOS may program this field.
8:5	Reserved
4	<b>Intel® Pre-fetch Based Pause Enable</b> — R/W. 0 = Intel Pre-fetch Based Pause is disabled. 1 = Intel Pre-fetch Based Pause is enabled.
3:0	Reserved

### 16.1.36 EHCIIR2—EHCI Initialization Register 2 (USB EHCI—D29:F0, D26:F0)

Offset Address: 88h–8Bh  
Default Value: 04000010h  
Power well: Core

Attribute: R/W  
Size: 32-bit

Bit	Description
31:30	Reserved
29	<b>EHCI Initialization Register 2 Field 6</b> — R/W. BIOS may program this field.
28:20	Reserved
19	<b>EHCI Initialization Register 2 Field 5</b> — R/W. BIOS may program this field.
18:12	Reserved
11	<b>EHCI Initialization Register 2 Field 4</b> — R/W. BIOS may program this field.
10	<b>EHCI Initialization Register 2 Field 3</b> — R/W. BIOS may program this field.
9	Reserved
8	<b>EHCI Initialization Register 2 Field 2</b> — R/W. BIOS may program this field.
7:6	Reserved
5	<b>EHCI Initialization Register 2 Field 1</b> — R/W. BIOS may program this field.
4:0	Reserved





### 16.1.41 FLR\_STS—Function Level Reset Status Register (USB EHCI—D29:F0, D26:F0)

Address Offset: 9Dh                                      Attribute: RO  
 Default Value: 00h                                      Size: 8 bits  
 Function Level Reset: No

Bit	Description
7:1	Reserved
0	<b>Transactions Pending (TXP) — RO.</b> 0 = Completions for all non-posted requests have been received. 1 = Controller has issued non-posted requests which have not been completed.

### 16.1.42 EHCIIR3—EHCI Initialization Register 3 (USB EHCI—D29:F0, D26:F0)

Offset Address: F4h–F7h                                      Attribute: R/W, RO  
 Default Value: 00808588h                                      Size: 32-bit  
 Power well: Core

Bit	Description
31	<b>EHCIIR3 Write Enable — R/W.</b> 0 = Writes to the EHCIIR3 register are disabled 1 = If set, the values of the EHCIIR3 register may be modified
30:24	Reserved
23:22	<b>EHCI Initialization Register 3 Field 1 — R/W.</b> BIOS may program this field.
21:0	Reserved

### 16.1.43 EHCIIR4—EHCI Initialization Register 4 (USB EHCI—D29:F0, D26:F0)

Offset Address: FCh–FFh                                      Attribute: R/W  
 Default Value: 20591708h                                      Size: 32-bit  
 Power well: Core

Bit	Description
31:18	Reserved
17	<b>EHCI Initialization Register 4 Field 2 — R/W.</b> BIOS may program this field.
16	Reserved
15	<b>EHCI Initialization Register 4 Field 1 — R/W.</b> BIOS may program this field.
14:0	Reserved



## 16.2 Memory-Mapped I/O Registers

The EHCI memory-mapped I/O space is composed of two sets of registers—Capability Registers and Operational Registers.

**Note:** The PCH EHCI controller will not accept memory transactions (neither reads nor writes) as a target that are locked transactions. The locked transactions should not be forwarded to PCI as the address space is known to be allocated to USB.

**Note:** When the EHCI function is in the D3 PCI power state, accesses to the USB 2.0 memory range are ignored and result a master abort. Similarly, if the Memory Space Enable (MSE) bit (D29:F0, D26:F0:04h, bit 1) is not set in the Command register in configuration space, the memory range will not be decoded by the PCH enhanced host controller (EHC). If the MSE bit is not set, the PCH must default to allowing any memory accesses for the range specified in the BAR to go to PCI. This is because the range may not be valid and, therefore, the cycle must be made available to any other targets that may be currently using that range.

### 16.2.1 Host Controller Capability Registers

These registers specify the limits, restrictions and capabilities of the host controller implementation. Within the host controller capability registers, only the structural parameters register is writable. These registers are implemented in the suspend well and is only reset by the standard suspend-well hardware reset, not by HCRESET or the D3-to-D0 reset.

**Note:** Note that the EHCI controller does not support as a target memory transactions that are locked transactions. Attempting to access the EHCI controller Memory-Mapped I/O space using locked memory transactions will result in undefined behavior.

**Note:** Note that when the USB2 function is in the D3 PCI power state, accesses to the USB2 memory range are ignored and will result in a master abort. Similarly, if the Memory Space Enable (MSE) bit is not set in the Command register in configuration space, the memory range will not be decoded by the Enhanced Host Controller (EHC). If the MSE bit is not set, the EHC will not claim any memory accesses for the range specified in the BAR.

**Table 16-2. Enhanced Host Controller Capability Registers**

MEM_BASE + Offset	Mnemonic	Register	Default	Attribute
00h	CAPLENGTH	Capabilities Registers Length	20h	RO
02h-03h	HCIVERSION	Host Controller Interface Version Number	0100h	RO
04h-07h	HCSPARAMS	Host Controller Structural Parameters	00204208h (D29:F0) 00203206 (D26:F0)	R/W (special), RO
08h-0Bh	HCCPARAMS	Host Controller Capability Parameters	00006881h	R/W, RO

**Note:** "Read/Write Special" means that the register is normally read-only, but may be written when the WRT\_RDONLY bit is set. Because these registers are expected to be programmed by BIOS during initialization, their contents must not get modified by HCRESET or D3-to-D0 internal reset.



### 16.2.1.1 CAPLENGTH—Capability Registers Length Register

Offset: MEM\_BASE + 00h Attribute: RO  
 Default Value: 20h Size: 8 bits

Bit	Description
7:0	<b>Capability Register Length Value</b> — RO. This register is used as an offset to add to the Memory Base Register (D29:F0, D26:F0:10h) to find the beginning of the Operational Register Space. This field is hardwired to 20h indicating that the Operation Registers begin at offset 20h.

### 16.2.1.2 HCIVERSION—Host Controller Interface Version Number Register

Offset: MEM\_BASE + 02h-03h Attribute: RO  
 Default Value: 0100h Size: 16 bits

Bit	Description
15:0	<b>Host Controller Interface Version Number</b> — RO. This is a two-byte register containing a BCD encoding of the version number of interface that this host controller interface conforms.

### 16.2.1.3 HCSPARAMS—Host Controller Structural Parameters

Offset: MEM\_BASE + 04h-07h Attribute: R/W, RO  
 Default Value: 00200008h (D29:F0) Size: 32 bits  
 00200006h (D26:F0)

Function Level Reset: No

**Note:** This register is reset by a suspend well reset and not a D3-to-D0 reset or HCRESET.

Bit	Description
31:24	Reserved
23:20	<b>Debug Port Number (DP_N)</b> — RO. Hardwired to 2h indicating that the Debug Port is on the second lowest numbered port on the EHCI. EHCI#1: Port 1 EHCI#2: Port 9
19:16	Reserved
15:12	<b>Number of Companion Controllers (N_CC)</b> — RO. This field indicates the number of companion controllers associated with this USB EHCI host controller. There are no companion controllers so this field is set to zero as a read only bit.
11:8	<b>Number of Ports per Companion Controller (N_PCC)</b> — RO. This field indicates the number of ports supported per companion host controller. This field is 0h indication no other companion controller support.
7:4	Reserved. These bits are reserved and default to 0.
3:0	<b>N_PORTS</b> — R/W. This field specifies the number of physical downstream ports implemented on this host controller. The value of this field determines how many port registers are addressable in the Operational Register Space. Valid values are in the range of 1h to Fh. A 0 in this field is undefined. For Integrated USB 2.0 Rate Matching Hub Enabled: Each EHCI reports 2 ports by default. Port 0 assigned to the RMH and port 1 assigned as the debug port. When the KVM/USB-R feature is enabled it will show up as Port2 on the EHCI, and BIOS would need to update this field to 3h.

**Note:** This register is writable when the WRT\_RDONLY bit is set.



### 16.2.1.4 HCCPARAMS—Host Controller Capability Parameters Register

Offset: MEM\_BASE + 08h-0Bh Attribute: R/W, RO  
 Default Value: 00036881h Size: 32 bits

Bit	Description
31:18	Reserved
17	<b>Asynchronous Schedule Update Capability (ASUC)</b> — R/W. This bit indicates that the hardware supports the Asynch schedule prefetch enable bit in the USB command register.
16	<b>Periodic Schedule Update Capability (PSUC)</b> — R/W. This field indicates that the EHC hardware supports the Periodic Schedule prefetch bit in the USB2.0_CMD register.
15:8	<b>EHCI Extended Capabilities Pointer (EECP)</b> — RO. This field is hardwired to 68h, indicating that the EHCI capabilities list exists and begins at offset 68h in the PCI configuration space.
7:4	<b>Isochronous Scheduling Threshold</b> — R/W. This field indicates, relative to the current position of the executing host controller, where software can reliably update the isochronous schedule. When bit 7 is 0, the value of the least significant 3 bits indicates the number of micro-frames a host controller hold a set of isochronous data structures (one or more) before flushing the state. When bit 7 is a 1, then host software assumes the host controller may cache an isochronous data structure for an entire frame. Refer to the EHCI specification for details on how software uses this information for scheduling isochronous transfers. This field is hardwired to 8h.
3	Reserved
2	<b>Asynchronous Schedule Park Capability</b> — RO. This bit is hardwired to 0 indicating that the host controller does not support this optional feature
1	<b>Programmable Frame List Flag</b> — RO. 0 = System software must use a frame list length of 1024 elements with this host controller. The USB2.0_CMD register (D29:F0, D26:F0:CAPLENGTH + 20h, bits 3:2) <i>Frame List Size</i> field is a read-only register and must be set to 0. 1 = System software can specify and use a smaller frame list and configure the host controller using the USB2.0_CMD register <i>Frame List Size</i> field. The frame list must always be aligned on a 4K page boundary. This requirement ensures that the frame list is always physically contiguous.
0	<b>64-bit Addressing Capability</b> — RO. This field documents the addressing range capability of this implementation. The value of this field determines whether software should use the 32-bit or 64-bit data structures. This bit is hardwired to 1. <b>Note:</b> The PCH supports 64 bit addressing only.





## 16.2.2 Host Controller Operational Registers

This section defines the enhanced host controller operational registers. These registers are located after the capabilities registers. The operational register base must be DWord-aligned and is calculated by adding the value in the first capabilities register (CAPLENGTH) to the base address of the enhanced host controller register address space (MEM\_BASE). Since CAPLENGTH is always 20h, Table 16-3 already accounts for this offset. All registers are 32 bits in length.

**Table 16-3. Enhanced Host Controller Operational Register Address Map**

MEM_BASE + Offset	Mnemonic	Register Name	Default	Special Notes	Attribute
20h–23h	USB2.0_CMD	USB 2.0 Command	00080000h		R/W, RO
24h–27h	USB2.0_STS	USB 2.0 Status	00001000h		R/WC, RO
28h–2Bh	USB2.0_INTR	USB 2.0 Interrupt Enable	00000000h		R/W, RO
2Ch–2Fh	FRINDEX	USB 2.0 Frame Index	00000000h		R/W, RO
30h–33h	CTRLDSSEGMENT	Control Data Structure Segment	00000000h		R/W
34h–37h	PERODICLISTBASE	Period Frame List Base Address	00000000h		R/W, RO
38h–3Bh	ASYNCLISTADDR	Current Asynchronous List Address	00000000h		R/W, RO
3Ch–5Fh	—	Reserved	0h		RO
60h–63h	CONFIGFLAG	Configure Flag	00000000h	Suspend	R/W, RO
64h–67h	PORT1SC	Port 1 Status and Control	00003000h	Suspend	R/W, R/WC, RO
68h–6Bh	PORT2SC	Port 2 Status and Control	00003000h	Suspend	R/W, R/WC, RO
6Ch–6Fh	PORT3SC	Port 3 Status and Control	00003000h	Suspend	R/W, R/WC, RO
70h–73h	PORT4SC	Port 4 Status and Control	00003000h	Suspend	R/W, R/WC, RO
74h–77h	PORT5SC	Port 5 Status and Control	00003000h	Suspend	R/W, R/WC, RO
78h–7Bh	PORT6SC	Port 6 Status and Control	00003000h	Suspend	R/W, R/WC, RO
7Ch–7Fh (D29 Only)	PORT7SC	Port 7 Status and Control	00003000h	Suspend	R/W, R/WC, RO
80h–83h (D29 Only)	PORT8SC	Port 8 Status and Control	00003000h	Suspend	R/W, R/WC, RO
A0h–B3h	—	Debug Port Registers	Undefined		R/W, RO
F0h–3FFh	—	Reserved	Undefined		RO

**Note:** Software must read and write these registers using only DWord accesses. These registers are divided into two sets. The first set at offsets MEM\_BASE + 00:3Bh are implemented in the core power well. Unless otherwise noted, the core well registers are reset by the assertion of any of the following:

- Core well hardware reset
- HCRESET
- D3-to-D0 reset

The second set at offsets MEM\_BASE + 60h to the end of the implemented register space are implemented in the Suspend power well. Unless otherwise noted, the suspend well registers are reset by the assertion of either of the following:

- Suspend well hardware reset
- HCRESET



### 16.2.2.1 USB2.0\_CMD—USB 2.0 Command Register

Offset: MEM\_BASE + 20–23h Attribute: R/W, RO  
 Default Value: 00080000h Size: 32 bits

Bit	Description																		
31:24	Reserved																		
23:16	<p><b>Interrupt Threshold Control</b> — R/W. System software uses this field to select the maximum rate at which the host controller will issue interrupts. The only valid values are defined below. If software writes an invalid value to this register, the results are undefined.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Maximum Interrupt Interval</th> </tr> </thead> <tbody> <tr> <td>00h</td> <td>Reserved</td> </tr> <tr> <td>01h</td> <td>1 micro-frame</td> </tr> <tr> <td>02h</td> <td>2 micro-frames</td> </tr> <tr> <td>04h</td> <td>4 micro-frames</td> </tr> <tr> <td>08h</td> <td>8 micro-frames (default, equates to 1 ms)</td> </tr> <tr> <td>10h</td> <td>16 micro-frames (2 ms)</td> </tr> <tr> <td>20h</td> <td>32 micro-frames (4 ms)</td> </tr> <tr> <td>40h</td> <td>64 micro-frames (8 ms)</td> </tr> </tbody> </table>	Value	Maximum Interrupt Interval	00h	Reserved	01h	1 micro-frame	02h	2 micro-frames	04h	4 micro-frames	08h	8 micro-frames (default, equates to 1 ms)	10h	16 micro-frames (2 ms)	20h	32 micro-frames (4 ms)	40h	64 micro-frames (8 ms)
Value	Maximum Interrupt Interval																		
00h	Reserved																		
01h	1 micro-frame																		
02h	2 micro-frames																		
04h	4 micro-frames																		
08h	8 micro-frames (default, equates to 1 ms)																		
10h	16 micro-frames (2 ms)																		
20h	32 micro-frames (4 ms)																		
40h	64 micro-frames (8 ms)																		
15:14	Reserved																		
13	<p><b>Asynch Schedule Update (ASC)</b> — R/W. This bit is used by the EHCI Asynch schedule caching function when operating in C0 mode. It is ignored when Asynch caching operates in Cx mode. When this bit is set, it allows the asynch schedule to be cached. When cleared, it causes the cache to be disabled and all modified entries to be written back.</p>																		
12	<p><b>Periodic Schedule Prefetch Enable</b> — R/W. This bit is used by software to enable the host controller to prefetch the periodic schedule even in C0.            0 = Pre-fetch based pause enabled only when not in C0.            1 = Pre-fetch based pause enable in C0.            Once software has written a 1b to this bit to enable periodic schedule prefetching, it must disable prefetching by writing a 0b to this bit whenever periodic schedule updates are about to begin. Software should continue to dynamically disable and re-enable the prefetcher surrounding any updates to the periodic scheduler (that is, until the host controller has been reset using a HCRESET).</p>																		
11:8	<p><b>Unimplemented Asynchronous Park Mode Bits</b> — RO. Hardwired to 000b indicating the host controller does not support this optional feature.</p>																		
7	<p><b>Light Host Controller Reset</b> — RO. Hardwired to 0. The PCH does not implement this optional reset.</p>																		
6	<p><b>Interrupt on Async Advance Doorbell</b> — R/W. This bit is used as a doorbell by software to tell the host controller to issue an interrupt the next time it advances asynchronous schedule.            0 = The host controller sets this bit to a 0 after it has set the Interrupt on Async Advance status bit (D29:F0, D26:F0:CAPLENGTH + 24h, bit 5) in the USB2.0_STS register to a 1.            1 = Software must write a 1 to this bit to ring the doorbell. When the host controller has evicted all appropriate cached schedule state, it sets the Interrupt on Async Advance status bit in the USB2.0_STS register. If the <i>Interrupt on Async Advance Enable</i> bit in the USB2.0_INTR register (D29:F0, D26:F0:CAPLENGTH + 28h, bit 5) is a 1 then the host controller will assert an interrupt at the next interrupt threshold. See the EHCI specification for operational details.</p> <p><b>Note:</b> Software should not write a 1 to this bit when the asynchronous schedule is inactive. Doing so will yield undefined results.</p>																		
5	<p><b>Asynchronous Schedule Enable</b> — R/W. This bit controls whether the host controller skips processing the Asynchronous Schedule.            0 = Do not process the Asynchronous Schedule            1 = Use the ASYNCLISTADDR register to access the Asynchronous Schedule.</p>																		
4	<p><b>Periodic Schedule Enable</b> — R/W. This bit controls whether the host controller skips processing the Periodic Schedule.            0 = Do not process the Periodic Schedule            1 = Use the PERIODICLISTBASE register to access the Periodic Schedule.</p>																		



Bit	Description															
3:2	<p><b>Frame List Size</b> — RO. This field is R/W only if Programmable Frame List Flag in the HCCPARAMS registers is set to a one. This field specifies the size of the frame list.</p> <p>00b = 1024 elements (4096 bytes) - Default value                      01b = 512 elements (2048 bytes)                      10b = 256 elements (1024 bytes) for resource constrained environments.</p>															
1	<p><b>Host Controller Reset (HCRESET)</b> — R/W. This control bit used by software to reset the host controller. The effects of this on root hub registers are similar to a Chip Hardware Reset (that is, RSMRST# assertion and PCH_PWROK de-assertion on the PCH).</p> <p>When software writes a 1 to this bit, the host controller resets its internal pipelines, timers, counters, state machines, etc. to their initial value. Any transaction currently in progress on USB is immediately terminated. A USB reset is not driven on downstream ports.</p> <p><b>Note:</b> PCI configuration registers and Host controller capability registers are not effected by this reset.</p> <p>All operational registers, including port registers and port state machines are set to their initial values. Port ownership reverts to the companion host controller(s), with the side effects described in the EHCI specification. Software must re-initialize the host controller in order to return the host controller to an operational state.</p> <p>This bit is set to 0 by the host controller when the reset process is complete. Software cannot terminate the reset process early by writing a 0 to this register.</p> <p>Software should not set this bit to a 1 when the HCHalted bit (D29:F0, D26:F0:CAPLENGTH + 24h, bit 12) in the USB2.0_STS register is a 0. Attempting to reset an actively running host controller will result in undefined behavior. This reset me be used to leave EHCI port test modes.</p>															
0	<p><b>Run/Stop (RS)</b> — R/W.</p> <p>0 = Stop (default)                      1 = Run. When set to a 1, the Host controller proceeds with execution of the schedule. The Host controller continues execution as long as this bit is set. When this bit is set to 0, the Host controller completes the current transaction on the USB and then halts. The HCHalted bit in the USB2.0_STS register indicates when the Host controller has finished the transaction and has entered the stopped state.</p> <p>Software should not write a 1 to this field unless the host controller is in the Halted state (that is, HCHalted in the USBSTS register is a 1). The Halted bit is cleared immediately when the Run bit is set.</p> <p>The following table explains how the different combinations of Run and Halted should be interpreted:</p> <table border="1" data-bbox="487 1123 1193 1291"> <thead> <tr> <th>Run/Stop</th> <th>Halted</th> <th>Interpretation</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>0b</td> <td>In the process of halting</td> </tr> <tr> <td>0b</td> <td>1b</td> <td>Halted</td> </tr> <tr> <td>1b</td> <td>0b</td> <td>Running</td> </tr> <tr> <td>1b</td> <td>1b</td> <td>Invalid – the HCHalted bit clears immediately</td> </tr> </tbody> </table> <p>Memory read cycles initiated by the EHC that receive any status other than Successful will result in this bit being cleared.</p>	Run/Stop	Halted	Interpretation	0b	0b	In the process of halting	0b	1b	Halted	1b	0b	Running	1b	1b	Invalid – the HCHalted bit clears immediately
Run/Stop	Halted	Interpretation														
0b	0b	In the process of halting														
0b	1b	Halted														
1b	0b	Running														
1b	1b	Invalid – the HCHalted bit clears immediately														

**Note:** The Command Register indicates the command to be executed by the serial bus host controller. Writing to the register causes a command to be executed.



### 16.2.2.2 USB2.0\_STS—USB 2.0 Status Register

Offset: MEM\_BASE + 24h–27h Attribute: R/WC, RO  
 Default Value: 00001000h Size: 32 bits

This register indicates pending interrupts and various states of the Host controller. The status resulting from a transaction on the serial bus is not indicated in this register. See the Interrupts description in section 4 of the EHCI specification for additional information concerning USB 2.0 interrupt conditions.

**Note:** For the writable bits, software must write a 1 to clear bits that are set. Writing a 0 has no effect.

Bit	Description
31:16	Reserved
15	<p><b>Asynchronous Schedule Status</b> — RO. This bit reports the current real status of the Asynchronous Schedule.            0 = Disabled. (Default)            1 = Enabled.</p> <p><b>Note:</b> The Host controller is not required to <i>immediately</i> disable or enable the Asynchronous Schedule when software transitions the <i>Asynchronous Schedule Enable</i> bit (D29:F0, D26:F0:CAPLENGTH + 20h, bit 5) in the USB2.0_CMD register. When this bit and the <i>Asynchronous Schedule Enable</i> bit are the same value, the Asynchronous Schedule is either enabled (1) or disabled (0).</p>
14	<p><b>Periodic Schedule Status</b> — RO. This bit reports the current real status of the Periodic Schedule.            0 = Disabled. (Default)            1 = Enabled.</p> <p><b>Note:</b> The Host controller is not required to <i>immediately</i> disable or enable the Periodic Schedule when software transitions the <i>Periodic Schedule Enable</i> bit (D29:F0, D26:F0:CAPLENGTH + 20h, bit 4) in the USB2.0_CMD register. When this bit and the <i>Periodic Schedule Enable</i> bit are the same value, the Periodic Schedule is either enabled (1) or disabled (0).</p>
13	<p><b>Reclamation</b> — RO. This read-only status bit is used to detect an empty asynchronous schedule. The operational model and valid transitions for this bit are described in Section 4 of the EHCI Specification.</p>
12	<p><b>HCHalted</b> — RO.            0 = This bit is a 0 when the Run/Stop bit is a 1.            1 = The Host controller sets this bit to 1 after it has stopped executing as a result of the Run/Stop bit being set to 0, either by software or by the Host controller hardware (such as, internal error). (Default)</p>
11:6	Reserved
5	<p><b>Interrupt on Async Advance</b> — R/WC. System software can force the host controller to issue an interrupt the next time the host controller advances the asynchronous schedule by writing a 1 to the <i>Interrupt on Async Advance Doorbell</i> bit (D29:F0, D26:F0:CAPLENGTH + 20h, bit 6) in the USB2.0_CMD register. This bit indicates the assertion of that interrupt source.</p>
4	<p><b>Host System Error</b> — R/WC.            0 = No serious error occurred during a host system access involving the Host controller module            1 = The Host controller sets this bit to 1 when a serious error occurs during a host system access involving the Host controller module. A hardware interrupt is generated to the system. Memory read cycles initiated by the EHC that receive any status other than Successful will result in this bit being set.</p> <p>When this error occurs, the Host controller clears the Run/Stop bit in the USB2.0_CMD register (D29:F0, D26:F0:CAPLENGTH + 20h, bit 0) to prevent further execution of the scheduled TDs. A hardware interrupt is generated to the system (if enabled in the Interrupt Enable Register).</p>
3	<p><b>Frame List Rollover</b> — R/WC.            0 = No <i>Frame List Index</i> rollover from its maximum value to 0.            1 = The Host controller sets this bit to a 1 when the <i>Frame List Index</i> rolls over from its maximum value to 0. Since the PCH only supports the 1024-entry Frame List Size, the <i>Frame List Index</i> rolls over every time FRNUM13 toggles.</p>



Bit	Description
2	<p><b>Port Change Detect</b> — R/WC. This bit is allowed to be maintained in the Auxiliary power well. Alternatively, it is also acceptable that on a D3 to D0 transition of the EHCI HC device, this bit is loaded with the OR of all of the PORTSC change bits (including: Force port resume, overcurrent change, enable/disable change and connect status change). Regardless of the implementation, when this bit is readable (that is, in the D0 state), it must provide a valid view of the Port Status registers.</p> <p>0 = No change bit transition from a 0 to 1 or No Force Port Resume bit transition from 0 to 1 as a result of a J-K transition detected on a suspended port.</p> <p>1 = The Host controller sets this bit to 1 when any port for which the <i>Port Owner</i> bit is set to 0 has a change bit transition from a 0 to 1 or a Force Port Resume bit transition from 0 to 1 as a result of a J-K transition detected on a suspended port.</p>
1	<p><b>USB Error Interrupt (USBERRINT)</b> — R/WC.</p> <p>0 = No error condition.</p> <p>1 = The Host controller sets this bit to 1 when completion of a USB transaction results in an error condition (such as, error counter underflow). If the TD on which the error interrupt occurred also had its IOC bit set, both this bit and Bit 0 are set. See the EHCI specification for a list of the USB errors that will result in this interrupt being asserted.</p>
0	<p><b>USB Interrupt (USBINT)</b> — R/WC.</p> <p>0 = No completion of a USB transaction whose Transfer Descriptor had its IOC bit set. No short packet is detected.</p> <p>1 = The Host controller sets this bit to 1 when the cause of an interrupt is a completion of a USB transaction whose Transfer Descriptor had its IOC bit set. The Host controller also sets this bit to 1 when a short packet is detected (actual number of bytes received was less than the expected number of bytes).</p>

### 16.2.2.3 USB2.0\_INTR—USB 2.0 Interrupt Enable Register

Offset: MEM\_BASE + 28h–2Bh      Attribute: R/W  
 Default Value: 00000000h      Size: 32 bits

This register enables and disables reporting of the corresponding interrupt to the software. When a bit is set and the corresponding interrupt is active, an interrupt is generated to the host. Interrupt sources that are disabled in this register still appear in the USB2.0\_STS Register to allow the software to poll for events. Each interrupt enable bit description indicates whether it is dependent on the interrupt threshold mechanism (see Section 4 of the EHCI specification), or not.

Bit	Description
31:6	Reserved
5	<p><b>Interrupt on Async Advance Enable</b> — R/W.</p> <p>0 = Disable.</p> <p>1 = Enable. When this bit is a 1, and the Interrupt on Async Advance bit (D29:F0, D26:F0:CAPLENGTH + 24h, bit 5) in the USB2.0_STS register is a 1, the host controller will issue an interrupt at the next interrupt threshold. The interrupt is acknowledged by software clearing the Interrupt on Async Advance bit.</p>
4	<p><b>Host System Error Enable</b> — R/W.</p> <p>0 = Disable.</p> <p>1 = Enable. When this bit is a 1, and the Host System Error Status bit (D29:F0, D26:F0:CAPLENGTH + 24h, bit 4) in the USB2.0_STS register is a 1, the host controller will issue an interrupt. The interrupt is acknowledged by software clearing the Host System Error bit.</p>
3	<p><b>Frame List Rollover Enable</b> — R/W.</p> <p>0 = Disable.</p> <p>1 = Enable. When this bit is a 1, and the Frame List Rollover bit (D29:F0, D26:F0:CAPLENGTH + 24h, bit 3) in the USB2.0_STS register is a 1, the host controller will issue an interrupt. The interrupt is acknowledged by software clearing the Frame List Rollover bit.</p>



Bit	Description
2	<b>Port Change Interrupt Enable</b> — R/W. 0 = Disable. 1 = Enable. When this bit is a 1, and the Port Change Detect bit (D29:F0, D26:F0:CAPLENGTH + 24h, bit 2) in the USB2.0_STS register is a 1, the host controller will issue an interrupt. The interrupt is acknowledged by software clearing the Port Change Detect bit.
1	<b>USB Error Interrupt Enable</b> — R/W. 0 = Disable. 1 = Enable. When this bit is a 1, and the USBERRINT bit (D29:F0, D26:F0:CAPLENGTH + 24h, bit 1) in the USB2.0_STS register is a 1, the host controller will issue an interrupt at the next interrupt threshold. The interrupt is acknowledged by software by clearing the USBERRINT bit in the USB2.0_STS register.
0	<b>USB Interrupt Enable</b> — R/W. 0 = Disable. 1 = Enable. When this bit is a 1, and the USBINT bit (D29:F0, D26:F0:CAPLENGTH + 24h, bit 0) in the USB2.0_STS register is a 1, the host controller will issue an interrupt at the next interrupt threshold. The interrupt is acknowledged by software by clearing the USBINT bit in the USB2.0_STS register.

### 16.2.2.4 FRINDEX—Frame Index Register

Offset: MEM\_BASE + 2Ch–2Fh Attribute: R/W  
 Default Value: 00000000h Size: 32 bits

The SOF frame number value for the bus SOF token is derived or alternatively managed from this register. Refer to Section 4 of the EHCI specification for a detailed explanation of the SOF value management requirements on the host controller. The value of FRINDEX must be within 125 μs (1 micro-frame) ahead of the SOF token value. The SOF value may be implemented as an 11-bit shadow register. For this discussion, this shadow register is 11 bits and is named SOFV. SOFV updates every 8 micro-frames (1 millisecond). An example implementation to achieve this behavior is to increment SOFV each time the FRINDEX[2:0] increments from 0 to 1.

Software must use the value of FRINDEX to derive the current micro-frame number, both for high-speed isochronous scheduling purposes and to provide the **get** micro-frame number function required to client drivers. Therefore, the value of FRINDEX and the value of SOFV must be kept consistent if chip is reset or software writes to FRINDEX. Writes to FRINDEX must also **write-through** FRINDEX[13:3] to SOFV[10:0]. In order to keep the update as simple as possible, software should never write a FRINDEX value where the three least significant bits are 111b or 000b.

**Note:** This register is used by the host controller to index into the periodic frame list. The register updates every 125 microseconds (once each micro-frame). Bits [12:3] are used to select a particular entry in the Periodic Frame List during periodic schedule execution. The number of bits used for the index is fixed at 10 for the PCH since it only supports 1024-entry frame lists. This register must be written as a DWord. Word and byte writes produce undefined results. This register cannot be written unless the Host controller is in the Halted state as indicated by the *HCHalted* bit (D29:F0, D26:F0:CAPLENGTH + 24h, bit 12). A write to this register while the Run/Stop bit (D29:F0, D26:F0:CAPLENGTH + 20h, bit 0) is set to a 1 (USB2.0\_CMD register) produces undefined results. Writes to this register also effect the SOF value. See Section 4 of the EHCI specification for details.

Bit	Description
31:14	Reserved
13:0	<b>Frame List Current Index/Frame Number</b> — R/W. The value in this register increments at the end of each time frame (such as, micro-frame). Bits [12:3] are used for the Frame List current index. This means that each location of the frame list is accessed 8 times (frames or micro-frames) before moving to the next index.



### 16.2.2.5 CTRLDSSEGMENT—Control Data Structure Segment Register

Offset: MEM\_BASE + 30h–33h Attribute: R/W, RO  
 Default Value: 00000000h Size: 32 bits

This 32-bit register corresponds to the most significant address bits [63:32] for all EHCI data structures. Since the PCH hardwires the 64-bit Addressing Capability field in HCCPARAMS to 1, this register is used with the link pointers to construct 64-bit addresses to EHCI control data structures. This register is concatenated with the link pointer from either the PERIODICLISTBASE, ASYNCLISTADDR, or any control data structure link field to construct a 64-bit address. This register allows the host software to locate all control data structures within the same 4 GB memory segment.

Bit	Description
31:12	<b>Upper Address[63:44]</b> — RO. Hardwired to 0s. The PCH EHC is only capable of generating addresses up to 16 terabytes (44 bits of address).
11:0	<b>Upper Address[43:32]</b> — R/W. This 12-bit field corresponds to address bits 43:32 when forming a control data structure address.

### 16.2.2.6 PERIODICLISTBASE—Periodic Frame List Base Address Register

Offset: MEM\_BASE + 34h–37h Attribute: R/W  
 Default Value: 00000000h Size: 32 bits

This 32-bit register contains the beginning address of the Periodic Frame List in the system memory. Since the PCH host controller operates in 64-bit mode (as indicated by the 1 in the 64-bit Addressing Capability field in the HCCSPARAMS register) (offset 08h, bit 0), then the most significant 32 bits of every control data structure address comes from the CTRLDSSEGMENT register. HCD loads this register prior to starting the schedule execution by the host controller. The memory structure referenced by this physical memory pointer is assumed to be 4-Kbyte aligned. The contents of this register are combined with the Frame Index Register (FRINDEX) to enable the Host controller to step through the Periodic Frame List in sequence.

Bit	Description
31:12	<b>Base Address (Low)</b> — R/W. These bits correspond to memory address signals [31:12], respectively.
11:0	Reserved

### 16.2.2.7 ASYNCLISTADDR—Current Asynchronous List Address Register

Offset: MEM\_BASE + 38h–3Bh Attribute: R/W  
 Default Value: 00000000h Size: 32 bits

This 32-bit register contains the address of the next asynchronous queue head to be executed. Since the PCH host controller operates in 64-bit mode (as indicated by a 1 in 64-bit Addressing Capability field in the HCCPARAMS register) (offset 08h, bit 0), then the most significant 32 bits of every control data structure address comes from the CTRLDSSEGMENT register (offset 08h). Bits [4:0] of this register cannot be modified by system software and will always return 0s when read. The memory structure referenced by this physical memory pointer is assumed to be 32-byte aligned.



Bit	Description
31:5	<b>Link Pointer Low (LPL)</b> — R/W. These bits correspond to memory address signals [31:5], respectively. This field may only reference a Queue Head (QH).
4:0	Reserved

### 16.2.2.8 CONFIGFLAG—Configure Flag Register

Offset: MEM\_BASE + 60h–63h      Attribute: R/W  
Default Value: 00000000h      Size: 32 bits

This register is in the suspend power well. It is only reset by hardware when the suspend power is initially applied or in response to a host controller reset.

Bit	Description
31:1	Reserved
0	<b>Configure Flag (CF)</b> — R/W. Host software sets this bit as the last action in its process of configuring the Host controller. This bit controls the default port-routing control logic. Bit values and side-effects are listed below. See Chapter 4 of the EHCI specification for operation details. 0 = Compatibility debug only (default). 1 = Port routing control logic default-routes all ports to this host controller.

### 16.2.2.9 PORTSC—Port N Status and Control Register

Offset: Port 0 RMH: MEM\_BASE + 64h–67h  
Port 1 Debug Port: MEM\_BASE + 68–6Bh  
Port 2 USB redirect (if enabled): MEM\_BASE + 6C–6Fh

Attribute: R/W, R/WC, RO  
Default Value: 00003000h      Size: 32 bits

#### Note:

This register is associated with the upstream ports of the EHCI controller and does not represent downstream hub ports. USB Hub class commands must be used to determine RMH port status and enable test modes. See Chapter 11 of the USB Specification, Revision 2.0 for more details. Rate Matching Hub wake capabilities can be configured by the RMHWKCTL Register (RCBA+35B0h) located in the Chipset Configuration chapter.

A host controller must implement one or more port registers. Software uses the N\_Port information from the Structural Parameters Register to determine how many ports need to be serviced. All ports have the structure defined below. Software must not write to unreported Port Status and Control Registers.

This register is in the suspend power well. It is only reset by hardware when the suspend power is initially applied or in response to a host controller reset. The initial conditions of a port are:

- No device connected
- Port disabled.

When a device is attached, the port state transitions to the attached state and system software will process this as with any status change notification. Refer to Section 4 of the EHCI specification for operational requirements for how change events interact with port suspend mode.





Bit	Description														
31:23	Reserved														
22	<p><b>Wake on Overcurrent Enable (WKOC_E)</b> — R/W.            0 = Disable. (Default)            1 = Enable. Writing this bit to a 1 enables the setting of the PME Status bit in the Power Management Control/Status Register (offset 54, bit 15) when the overcurrent Active bit (bit 4 of this register) is set.</p>														
21	<p><b>Wake on Disconnect Enable (WKDSCNNT_E)</b> — R/W.            0 = Disable. (Default)            1 = Enable. Writing this bit to a 1 enables the setting of the PME Status bit in the Power Management Control/Status Register (offset 54, bit 15) when the Current Connect Status changes from connected to disconnected (that is, bit 0 of this register changes from 1 to 0).</p>														
20	<p><b>Wake on Connect Enable (WKCNTNT_E)</b> — R/W.            0 = Disable. (Default)            1 = Enable. Writing this bit to a 1 enables the setting of the PME Status bit in the Power Management Control/Status Register (offset 54, bit 15) when the Current Connect Status changes from disconnected to connected (that is, bit 0 of this register changes from 0 to 1).</p>														
19:16	<p><b>Port Test Control</b> — R/W. When this field is 0s, the port is NOT operating in a test mode. A non-zero value indicates that it is operating in test mode and the specific test mode is indicated by the specific value. The encoding of the test mode bits are (0110b – 1111b are reserved):</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Maximum Interrupt Interval</th> </tr> </thead> <tbody> <tr> <td>0000b</td> <td>Test mode not enabled (default)</td> </tr> <tr> <td>0001b</td> <td>Test J_STATE</td> </tr> <tr> <td>0010b</td> <td>Test K_STATE</td> </tr> <tr> <td>0011b</td> <td>Test SE0_NAK</td> </tr> <tr> <td>0100b</td> <td>Test Packet</td> </tr> <tr> <td>0101b</td> <td>FORCE_ENABLE</td> </tr> </tbody> </table> <p>Refer to the USB Specification Revision 2.0, Chapter 7 for details on each test mode.</p>	Value	Maximum Interrupt Interval	0000b	Test mode not enabled (default)	0001b	Test J_STATE	0010b	Test K_STATE	0011b	Test SE0_NAK	0100b	Test Packet	0101b	FORCE_ENABLE
Value	Maximum Interrupt Interval														
0000b	Test mode not enabled (default)														
0001b	Test J_STATE														
0010b	Test K_STATE														
0011b	Test SE0_NAK														
0100b	Test Packet														
0101b	FORCE_ENABLE														
15:14	Reserved														
13	<p><b>Port Owner</b> — R/W. This bit unconditionally goes to a 0 when the Configured Flag bit in the USB2.0_CMD register makes a 0 to 1 transition. System software uses this field to release ownership of the port to a selected host controller (in the event that the attached device is not a high-speed device). Software writes a 1 to this bit when the attached device is not a high-speed device. A 1 in this bit means that a companion host controller owns and controls the port. See Section 4 of the EHCI Specification for operational details.</p>														
12	<p><b>Port Power (PP)</b> — RO. Read-only with a value of 1. This indicates that the port does have power.</p>														
11:10	<p><b>Line Status</b> — RO. These bits reflect the current logical levels of the D+ (bit 11) and D– (bit 10) signal lines. These bits are used for detection of low-speed USB devices prior to the port reset and enable sequence. This field is valid only when the port enable bit is 0 and the current connect status bit is set to a 1.            00 = SE0            10 = J-state            01 = K-state            11 = Undefined</p>														
9	Reserved														



Bit	Description												
8	<p><b>Port Reset</b> — R/W. When software writes a 1 to this bit (from a 0), the bus reset sequence as defined in the USB Specification, Revision 2.0 is started. Software writes a 0 to this bit to terminate the bus reset sequence. Software must keep this bit at a 1 long enough to ensure the reset sequence completes as specified in the USB Specification, Revision 2.0.            1 = Port is in Reset.            0 = Port is not in Reset.</p> <p><b>Note:</b> When software writes a 0 to this bit, there may be a delay before the bit status changes to a 0. The bit status will not read as a 0 until after the reset has completed. If the port is in high-speed mode after reset is complete, the host controller will automatically enable this port (such as, set the <i>Port Enable</i> bit to a 1). A host controller must terminate the reset and stabilize the state of the port within 2 milliseconds of software transitioning this bit from 0 to 1.</p> <p>For example: If the port detects that the attached device is high-speed during reset, then the host controller must have the port in the enabled state within 2 ms of software writing this bit to a 0. The <i>HCHalted</i> bit (D29:F0, D26:F0:CAPLENGTH + 24h, bit 12) in the <i>USB2.0_STS</i> register should be a 0 before software attempts to use this bit. The host controller may hold <i>Port Reset</i> asserted to a 1 when the <i>HCHalted</i> bit is a 1. This bit is 0 if <i>Port Power</i> is 0.</p> <p><b>Note:</b> System software should not attempt to reset a port if the <i>HCHalted</i> bit in the <i>USB2.0_STS</i> register is a 1. Doing so will result in undefined behavior.</p>												
7	<p><b>Suspend</b> — R/W.            0 = Port not in suspend state.(Default)            1 = Port in suspend state.            Port Enabled Bit and Suspend bit of this register define the port states as follows:</p> <table border="1"> <thead> <tr> <th>Port Enabled</th> <th>Suspend</th> <th>Port State</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>X</td> <td>Disabled</td> </tr> <tr> <td>1</td> <td>0</td> <td>Enabled</td> </tr> <tr> <td>1</td> <td>1</td> <td>Suspend</td> </tr> </tbody> </table> <p>When in suspend state, downstream propagation of data is blocked on this port, except for port reset. Note that the bit status does not change until the port is suspended and that there may be a delay in suspending a port depending on the activity on the port.            The host controller will unconditionally set this bit to a 0 when software sets the <i>Force Port Resume</i> bit to a 0 (from a 1). A write of 0 to this bit is ignored by the host controller.            If host software sets this bit to a 1 when the port is not enabled (that is, <i>Port enabled</i> bit is a 0), the results are undefined.</p>	Port Enabled	Suspend	Port State	0	X	Disabled	1	0	Enabled	1	1	Suspend
Port Enabled	Suspend	Port State											
0	X	Disabled											
1	0	Enabled											
1	1	Suspend											
6	<p><b>Force Port Resume</b> — R/W.            0 = No resume (K-state) detected/driven on port. (Default)            1 = Resume detected/driven on port. Software sets this bit to a 1 to drive resume signaling. The Host controller sets this bit to a 1 if a J-to-K transition is detected while the port is in the Suspend state. When this bit transitions to a 1 because a J-to-K transition is detected, the <i>Port Change Detect</i> bit (D29:F0, D26:F0:CAPLENGTH + 24h, bit 2) in the <i>USB2.0_STS</i> register is also set to a 1. If software sets this bit to a 1, the host controller must not set the <i>Port Change Detect</i> bit.</p> <p><b>Note:</b> When the EHCI controller owns the port, the resume sequence follows the defined sequence documented in the USB Specification, Revision 2.0. The resume signaling (Full-speed 'K') is driven on the port as long as this bit remains a 1. Software must appropriately time the Resume and set this bit to a 0 when the appropriate amount of time has elapsed. Writing a 0 (from 1) causes the port to return to high-speed mode (forcing the bus below the port into a high-speed idle). This bit will remain a 1 until the port has switched to the high-speed idle.</p>												
5	<p><b>Overcurrent Change</b> — R/WC. The functionality of this bit is not dependent upon the port owner. Software clears this bit by writing a 1 to it.            0 = No change. (Default)            1 = There is a change to Overcurrent Active.</p>												
4	<p><b>Overcurrent Active</b> — RO.            0 = This port does not have an overcurrent condition. (Default)            1 = This port currently has an overcurrent condition. This bit will automatically transition from 1 to 0 when the over current condition is removed. The PCH automatically disables the port when the overcurrent active bit is 1.</p>												



Bit	Description
3	<b>Port Enable/Disable Change</b> — R/WC. For the root hub, this bit gets set to a 1 only when a port is disabled due to the appropriate conditions existing at the EOF2 point (See Chapter 11 of the USB Specification for the definition of a port error). This bit is not set due to the Disabled-to-Enabled transition, nor due to a disconnect. Software clears this bit by writing a 1 to it. 0 = No change in status. (Default). 1 = Port enabled/disabled status has changed.
2	<b>Port Enabled/Disabled</b> — R/W. Ports can only be enabled by the host controller as a part of the reset and enable. Software cannot enable a port by writing a 1 to this bit. Ports can be disabled by either a fault condition (disconnect event or other fault condition) or by host software. Note that the bit status does not change until the port state actually changes. There may be a delay in disabling or enabling a port due to other host controller and bus events. 0 = Disable 1 = Enable (Default)
1	<b>Connect Status Change</b> — R/WC. This bit indicates a change has occurred in the port's Current Connect Status. Software sets this bit to 0 by writing a 1 to it. 0 = No change (Default). 1 = Change in Current Connect Status. The host controller sets this bit for all changes to the port device connect status, even if system software has not cleared an existing connect status change. For example, the insertion status changes twice before system software has cleared the changed condition, hub hardware will be "setting" an already-set bit (that is, the bit will remain set).
0	<b>Current Connect Status</b> — RO. This value reflects the current state of the port, and may not correspond directly to the event that caused the Connect Status Change bit (Bit 1) to be set. 0 = No device is present. (Default) 1 = Device is present on port.

### 16.2.3 USB 2.0-Based Debug Port Registers

The Debug port's registers are located in the same memory area, defined by the Base Address Register (MEM\_BASE), as the standard EHCI registers. The base offset for the debug port registers (A0h) is declared in the Debug Port Base Offset Capability Register at Configuration offset 5Ah (D29:F0, D26:F0:offset 5Ah). The specific EHCI port that supports this debug capability (Port 1 for D29:F0 and Port 9 for D26:F0) is indicated by a 4-bit field (bits 20–23) in the HCSPARAMS register of the EHCI controller. The address map of the Debug Port registers is shown in Table 16-4.

**Table 16-4. Debug Port Register Address Map**

MEM_BASE + Offset	Mnemonic	Register Name	Default	Attribute
A0–A3h	CNTL_STS	Control/Status	00000000h	R/W, R/WC, RO
A4–A7h	USBPID	USB PIDs	00000000h	R/W, RO
A8–AFh	DATABUF[7:0]	Data Buffer (Bytes 7:0)	00000000 00000000h	R/W
B0–B3h	CONFIG	Configuration	00007F01h	R/W

**Notes:**

1. All of these registers are implemented in the core well and reset by PLTRST#, EHC HCRESET, and a EHC D3-to-D0 transition.
2. The hardware associated with this register provides no checks to ensure that software programs the interface correctly. How the hardware behaves when programmed improperly is undefined.



### 16.2.3.1 CNTL\_STS—Control/Status Register

Offset: MEM\_BASE + A0h      Attribute: R/W, R/WC, RO  
 Default Value: 00000000h      Size: 32 bits  
 Power well: Suspend

Bit	Description
31	Reserved
30	<b>OWNER_CNT</b> — R/W. 0 = Ownership of the debug port is NOT forced to the EHCI controller (Default) 1 = Ownership of the debug port is forced to the EHCI controller (that is, immediately taken away from the companion Classic USB Host controller) If the port was already owned by the EHCI controller, then setting this bit has no effect. This bit overrides all of the ownership-related bits in the standard EHCI registers.
29	Reserved
28	<b>ENABLED_CNT</b> — R/W. 0 = Software can clear this by writing a 0 to it. The hardware clears this bit for the same conditions where the Port Enable/Disable Change bit (in the PORTSC register) is set. (Default) 1 = Debug port is enabled for operation. Software can directly set this bit if the port is already enabled in the associated PORTSC register (this is enforced by the hardware).
27:17	Reserved
16	<b>DONE_STS</b> — R/WC. Software can clear this by writing a 1 to it. 0 = Request Not complete 1 = Set by hardware to indicate that the request is complete.
15:12	<b>LINK_ID_STS</b> — RO. This field identifies the link interface. 0h = Hardwired. Indicates that it is a USB Debug Port.
11	Reserved
10	<b>IN_USE_CNT</b> — R/W. Set by software to indicate that the port is in use. Cleared by software to indicate that the port is free and may be used by other software. This bit is cleared after reset. (This bit has no affect on hardware.)
9:7	<b>EXCEPTION_STS</b> — RO. This field indicates the exception when the ERROR_GOOD#_STS bit is set. This field should be ignored if the ERROR_GOOD#_STS bit is 0. 000 =No Error. (Default) <b>Note:</b> This should not be seen since this field should only be checked if there is an error. 001 =Transaction error: Indicates the USB 2.0 transaction had an error (CRC, bad PID, timeout, etc.) 010 =Hardware error. Request was attempted (or in progress) when port was suspended or reset. All Other combinations are reserved
6	<b>ERROR_GOOD#_STS</b> — RO. 0 = Hardware clears this bit to 0 after the proper completion of a read or write. (Default) 1 = Error has occurred. Details on the nature of the error are provided in the Exception field.
5	<b>GO_CNT</b> — R/W. 0 = Hardware clears this bit when hardware sets the DONE_STS bit. (Default) 1 = Causes hardware to perform a read or write request. <b>Note:</b> Writing a 1 to this bit when it is already set may result in undefined behavior.
4	<b>WRITE_READ#_CNT</b> — R/W. Software clears this bit to indicate that the current request is a read. Software sets this bit to indicate that the current request is a write. 0 = Read (Default) 1 = Write
3:0	<b>DATA_LEN_CNT</b> — R/W. This field is used to indicate the size of the data to be transferred. default = 0h. For write operations, this field is set by software to indicate to the hardware how many bytes of data in Data Buffer are to be transferred to the console. A value of 0h indicates that a zero-length packet should be sent. A value of 1–8 indicates 1–8 bytes are to be transferred. Values 9–Fh are invalid and how hardware behaves if used is undefined. For read operations, this field is set by hardware to indicate to software how many bytes in Data Buffer are valid in response to a read operation. A value of 0h indicates that a zero length packet was returned and the state of Data Buffer is not defined. A value of 1–8 indicates 1–8 bytes were received. Hardware is not allowed to return values 9–Fh. The transferring of data always starts with byte 0 in the data area and moves toward byte 7 until the transfer size is reached.

**Notes:**

1. Software should do Read-Modify-Write operations to this register to preserve the contents of bits not being modified. This include Reserved bits.
2. To preserve the usage of RESERVED bits in the future, software should always write the same value read from the bit until it is defined. Reserved bits will always return 0 when read.

### 16.2.3.2 USBPID—USB PIDs Register

Offset: MEM\_BASE + A4h–A7h      Attribute: R/W, RO  
 Default Value: 00000000h      Size: 32 bits  
 Power well: Suspend

This Dword register is used to communicate PID information between the USB debug driver and the USB debug port. The debug port uses some of these fields to generate USB packets, and uses other fields to return PID information to the USB debug driver.

Bit	Description
31:24	Reserved
23:16	<b>RECEIVED_PID_STS[23:16]</b> — RO. Hardware updates this field with the received PID for transactions in either direction. When the controller is writing data, this field is updated with the handshake PID that is received from the device. When the host controller is reading data, this field is updated with the data packet PID (if the device sent data), or the handshake PID (if the device NAKs the request). This field is valid when the hardware clears the GO_DONE#_CNT bit.
15:8	<b>SEND_PID_CNT[15:8]</b> — R/W. Hardware sends this PID to begin the data packet when sending data to USB (that is, WRITE_READ#_CNT is asserted). Software typically sets this field to either DATA0 or DATA1 PID values.
7:0	<b>TOKEN_PID_CNT[7:0]</b> — R/W. Hardware sends this PID as the Token PID for each USB transaction. Software typically sets this field to either IN, OUT, or SETUP PID values.

### 16.2.3.3 DATABUF[7:0]—Data Buffer Bytes[7:0] Register

Offset: MEM\_BASE + A8h–AFh      Attribute: R/W  
 Default Value: 0000000000000000h      Size: 64 bits

This register can be accessed as 8 separate 8-bit registers or 2 separate 32-bit register.

Bit	Description
63:0	<b>DATABUFFER[63:0]</b> — R/W. This field is the 8 bytes of the data buffer. Bits 7:0 correspond to least significant byte (byte 0). Bits 63:56 correspond to the most significant byte (byte 7). The bytes in the Data Buffer must be written with data before software initiates a write request. For a read request, the Data Buffer contains valid data when DONE_STS bit (offset A0, bit 16) is cleared by the hardware, ERROR_GOOD#_STS (offset A0, bit 6) is cleared by the hardware, and the DATA_LENGTH_CNT field (offset A0, bits 3:0) indicates the number of bytes that are valid.

### 16.2.3.4 CONFIG—Configuration Register

Offset: MEM\_BASE + B0–B3h      Attribute: R/W  
 Default Value: 00007F01h      Size: 32 bits

Bit	Description
31:15	Reserved
14:8	<b>USB_ADDRESS_CNF</b> — R/W. This 7-bit field identifies the USB device address used by the controller for all Token PID generation. (Default = 7Fh)
7:4	Reserved
3:0	<b>USB_ENDPOINT_CNF</b> — R/W. This 4-bit field identifies the endpoint used by the controller for all Token PID generation. (Default = 1h)

## §





# 17 xHCI Controller Registers (D20:F0)

## 17.1 USB xHCI Configuration Registers (USB xHCI—D20:F0)

**Note:** Register address locations that are not shown in Table 17-1 should be treated as Reserved (see Section 9.2 for details).

**Note:** “Multiple” in the Power Well column means that multiple power wells apply to this register since the individual fields in the register may be on different power wells.

**Table 17-1. USB xHCI PCI Register Address Map (USB xHCI—D20:F0) (Sheet 1 of 2)**

Offset	Power Well	Mnemonic	Register Name	Default Value	Type
00h–01h	Core	VID	Vendor Identification	8086h	RO
02h–03h	Core	DID	Device Identification	See register description	RO
04h–05h	Core	PCICMD	PCI Command	0000h	R/W, RO
06h–07h	Core	PCISTS	PCI Status	0290h	R/WC, RO
08h	Core	RID	Revision Identification	00h	RO
09h	Core	PI	Programming Interface	30h	RO
0Ah	Core	SCC	Sub Class Code	03h	RO
0Bh	Core	BCC	Base Class Code	0Ch	RO
0Dh	Core	PMLT	Primary Master Latency Timer	00h	RO
0Eh	Core	HEADTYP	Header Type	00h	RO
10h–13h	Core	MEM_BASE_L	Memory Base Address Low	00000004h	R/W, RO
14h–17h	Core	MEM_BASE_H	Memory Base Address High	00000000h	R/W
2Ch–2Dh	Core	SVID	USB xHCI Subsystem Vendor Identification	0000h	R/W
2Eh–2Fh	Core	SID	USB xHCI Subsystem Identification	0000h	R/W
34h	Core	CAP_PTR	Capabilities Pointer	70h	RO
3Ch	Core	INT_LN	Interrupt Line	00h	R/W
3Dh	Core	INT_PN	Interrupt Pin	00h	RO
40h–43h	Core	XHCC	xHC System Bus Configuration	000100FDh	R/W, R/WC
44h–47h	Multiple	XHCC2	xHC System Bus Configuration 2	00000000h	R/WO
60h	Sus	SBRN	Serial Bus Release Number	30h	RO
61h	Multiple	FL_ADJ	Frame Length Adjustment	20h	R/W
70h	Core	PWR_CAPID	PCI Power Management Capability ID	01h	RO
71h	Core	NXT_PTR1	Next Item Pointer #1	80h	R/W
72h–73h	Core	PWR_CAP	Power Management Capabilities	C9C2h	R/W, RO



**Table 17-1. USB xHCI PCI Register Address Map (USB xHCI—D20:F0)  
(Sheet 2 of 2)**

Offset	Power Well	Mnemonic	Register Name	Default Value	Type
74h-75h	Multiple	PWR_CNTL_STS	Power Management Control/ Status	0008h	R/W, R/WC, RO
80h	Core	MSI_CAPID	Message Signaled Interrupt Capability ID	05h	RO
81h	Core	NXT_PTR2	Next Item Pointer #2	00h	RO
82h-83h	Core	MSI_MCTL	MSI Message Control Register	86h	RO, R/W
84h-87h	Core	MSI_LMAD	MSI Lower Message Address	00000000h	RW, RO
88h-8Bh	Core	MSI_UMAD	MSI Upper Message Address	000000h	R/W
8Ch-8Fh	Core	MSI_MD	MSI Message Data	00000000h	R/W
C0h-C3h	Sus	U2OCM1	XHCI USB2 Overcurrent Pin Mapping 1	00000000h	R/W, RO
C4h-C7h	Sus	U2OCM2	XHCI USB2 Overcurrent Pin Mapping 2	00000000h	R/W, RO
C8h-CBh	Sus	U3OCM1	XHCI USB3 Overcurrent Pin Mapping 1	00000000h	R/W, RO
CCh-CFh	Sus	U3OCM2	XHCI USB3 Overcurrent Pin Mapping 2	00000000h	R/W, RO
D0h-D3h	Multiple	XUSB2PR	xHC USB 2.0 Port Routing	00000000h	R/W, RO
D4h-D7h	Core	XUSB2PRM	xHC USB 2.0 Port Routing Mask	00000000h	RO, R/WLO,
D8h-DBh	Multiple	USB3PR	USB3 Port Routing	00000000h	R/W, RO
DCh-DFh	Core	USB3PRM	USB 3.0 Port Routing Mask	00000000h	R/W, RO
E4h-E7h	Multiple	USB2PDO	USB2 Port Disable Override	00000000h	R/WO
E8h-EBh	Multiple	USB3PDO	USB3 Port Disable Override	00000000h	R/WO

### 17.1.1 VID—Vendor Identification Register (USB xHCI—D20:F0)

Offset Address: 00h-01h                      Attribute: RO  
 Default Value: 8086h                        Size: 16 bits

Bit	Description
15:0	<b>Vendor ID</b> — RO. This is a 16-bit value assigned to Intel.

### 17.1.2 DID—Device Identification Register (USB xHCI—D20:F0)

Offset Address: 02h-03h                      Attribute: RO  
 Default Value: See bit description        Size: 16 bits

Bit	Description
15:0	<b>Device ID</b> — RO. This is a 16-bit value assigned to the PCH USB xHCI controller. See <a href="#">Section 1.4</a> for the value of the DID Register.





### 17.1.3 PCICMD—PCI Command Register (USB xHCI—D20:F0)

Address Offset: 04h–05h                      Attribute: R/W, RO  
 Default Value: 0000h                      Size: 16 bits

Bit	Description
15:11	Reserved
10	<b>Interrupt Disable</b> — R/W. 0 = The function is capable of generating interrupts. 1 = The function can not generate its interrupt to the interrupt controller. Note that the corresponding Interrupt Status bit (D20:F0, Offset 06h, bit 3) is not affected by the interrupt enable.
9	<b>Fast Back to Back Enable (FBE)</b> — RO. Hardwired to 0.
8	<b>SERR# Enable (SERR_EN)</b> — R/W. 0 = Disables xHC's capability to generate an SERR#. 1 = The xHCI Host controller (xHC) is capable of generating (internally) SERR# in the following cases: <ul style="list-style-type: none"> <li>• When it receive a completion status other than "successful" for one of its DMA initiated memory reads on DMI (and subsequently on its internal interface).</li> <li>• When it detects an address or command parity error and the Parity Error Response bit is set.</li> <li>• When it detects a data parity error (when the data is going into the xHC) and the Parity Error Response bit is set.</li> </ul>
7	<b>Wait Cycle Control (WCC)</b> — RO. Hardwired to 0.
6	<b>Parity Error Response (PER)</b> — R/W. 0 = The xHC is not checking for correct parity (on its internal interface). 1 = The xHC is checking for correct parity (on its internal interface) and halt operation when bad parity is detected during the data phase. <b>Note:</b> This applies to both requests and completions from the system interface. This bit must be set in order for the parity errors to generate SERR#.
5	<b>VGA Palette Snoop (VPS)</b> — RO. Hardwired to 0.
4	<b>Postable Memory Write Enable (PMWE)</b> — RO. Hardwired to 0.
3	<b>Special Cycle Enable (SCE)</b> — RO. Hardwired to 0.
2	<b>Bus Master Enable (BME)</b> — R/W. 0 = Disables this functionality. 1 = Enables the xHC to act as a master on the PCI bus for USB transfers.
1	<b>Memory Space Enable (MSE)</b> — R/W. This bit controls access to the xHC Memory Space registers. 0 = Disables this functionality. 1 = Enables accesses to the xHC Memory Space registers. The Base Address register (D20:F0:10h) should be programmed before this bit is set.
0	<b>I/O Space Enable (IOSE)</b> — RO. Hardwired to 0.

### 17.1.4 PCISTS—PCI Status Register (USB xHCI—D20:F0)

Address Offset: 06h–07h                      Attribute: R/WC, RO  
 Default Value: 0290h                      Size: 16 bits

**Note:** For the writable bits, software must write a 1 to clear bits that are set. Writing a 0 to the bit has no effect.

Bit	Description
15	<b>Detected Parity Error (DPE)</b> — R/WC. 0 = No parity error detected. 1 = This bit is set by the PCH when a parity error is seen by the xHCI controller, regardless of the setting of bit 6 or bit 8 in the Command register or any other conditions.







### 17.1.11 MEM\_BASE\_L—Memory Base Address Low Register (USB xHCI—D20:F0)

Address Offset: 10h-13h Attribute: R/W, RO  
Default Value: 00000004h Size: 32 bits

Bit	Description
31:16	<b>Base Address</b> — R/W. Bits [31:16] correspond to memory address signals [31:16], respectively. This gives 64 KB of relocatable memory space aligned to 64 KB boundaries.
15:4	Reserved
3	<b>Prefetchable</b> — RO. Hardwired to 0 indicating that this range should not be prefetched.
2:1	<b>Type</b> — RO. Hardwired to 10 indicating that this range can be mapped anywhere within 64-bit address space.
0	<b>Resource Type Indicator (RTE)</b> — RO. Hardwired to 0 indicating that the base address field in this register maps to memory space.

### 17.1.12 MEM\_BASE\_H—Memory Base Address High Register (USB xHCI—D20:F0)

Address Offset: 14h-17h Attribute: R/W  
Default Value: 00000000h Size: 32 bits

Bit	Description
31:0	<b>Base Address</b> — R/W. Bits [63:32] correspond to memory address signals [63:32], respectively. This gives 64 KB of relocatable memory space aligned to 64 KB boundaries.

### 17.1.13 SVID—USB xHCI Subsystem Vendor ID Register (USB xHCI—D20:F0)

Address Offset: 2Ch-2Dh Attribute: R/W  
Default Value: XXXXh Size: 16 bits  
Reset: None

Bit	Description
15:0	<b>Subsystem Vendor ID (SVID)</b> — R/W. This register, in combination with the xHC Subsystem ID register, enables the operating system to distinguish each subsystem from the others.

### 17.1.14 SID—USB xHCI Subsystem ID Register (USB xHCI—D20:F0)

Address Offset: 2Eh-2Fh Attribute: R/W  
Default Value: XXXXh Size: 16 bits  
Reset: None

Bit	Description
15:0	<b>Subsystem ID (SID)</b> — R/W. BIOS sets the value in this register to identify the Subsystem ID. This register, in combination with the Subsystem Vendor ID register, enables the operating system to distinguish each subsystem from other(s).





Bit	Description
21:19	<b>Inactivity Initiated L1 Enable (IIL1E)</b> — R/W. If programmed to a non-zero value, the bit field allows L1 power management to be enabled after the time-out period specified. 000 = Disabled 001 = 32 bb_cclk 010 = 64 bb_cclk 011 = 128 bb_cclk 100 = 256 bb_cclk 101 = 512 bb_cclk 110 = 1024 bb_cclk 111 = 131072 bb_cclk
18	<b>xHC Initiated L1 Enable (XHCIL1E)</b> — R/W. 0 = xHC-initiated L1 power management is disabled 1 = Allows xHC-initiated L1 power management to be enabled
17	<b>D3 Initiated L1 Enable (D3IL1E)</b> — R/W. 0 = PCI device state D3-initiated L1 power management is disabled 1 = Allows PCI device state D3-initiated L1 power management to be enabled
16:0	Reserved

### 17.1.19 XHCC2—xHC System Bus Configuration Register 2 (USB xHCI—D20:F0)

Address Offset: 44-47h                                      Attribute:                                      R/WO  
 Default Value: 00000000h                                      Size:    32 bits

Bit	Description
31	<b>OC Configuration Done (OCCFDONE)</b> — R/WO. This bit is used by BIOS to prevent spurious switching during OC configuration. <b>Note:</b> This bit must be set by BIOS after configuration of the OC mapping bits is complete. Once this bit is set, OC mapping shall not be changed by SW.
30:0	Reserved

### 17.1.20 SBRN—Serial Bus Release Number Register (USB xHCI—D20:F0)

Address Offset: 60h    Attribute:                                      RO  
 Default Value: 30h    Size:    8 bits

Bit	Description
7:0	<b>Serial Bus Release Number (SBRN)</b> — RO. A value of 30h indicates that this controller follows USB release 3.0.

### 17.1.21 FL\_ADJ—Frame Length Adjustment Register (USB xHCI—D20:F0)

Address Offset: 61h    Attribute:                                      R/W  
 Default Value: 20h    Size:    8 bits  
 Function Level Reset: No

This feature is used to adjust any offset from the clock source that generates the clock that drives the SOF counter. When a new value is written into these six bits, the length of the frame is adjusted. Its initial programmed value is system dependent based on the accuracy of hardware USB clock and is initialized by system BIOS. This register should only be modified when the HChalted bit (D20:F0:CAPLENGTH + 84h, bit 0) in



the USB\_STS register is a 1. Changing value of this register while the host controller is operating yields undefined results. It should not be reprogrammed by USB system software unless the default or BIOS programmed values are incorrect, or the system is restoring the register while returning from a suspended state.

These bits in suspend well and not reset by a D3-to-D0 warm rest or a core well reset.

Bit	Description	
7:6	Reserved — RO. These bits are reserved for future use and should read as 00b.	
5:0	<b>Frame Length Timing Value</b> — R/W. Each decimal value change to this register corresponds to 16 high-speed bit times. The SOF cycle time (number of SOF counter clock periods to generate a SOF micro-frame length) is equal to 59488 + value in this field. The default value is decimal 32 (20h), which gives a SOF cycle time of 60000.	
	<b>Frame Length (# 480 MHz Clocks) (decimal)</b>	<b>Frame Length Timing Value (this register) (decimal)</b>
	59488	0
	59504	1
	59520	2
	...	...
	59984	31
	...	...
	60496	63
	60480	62

### 17.1.22 PWR\_CAPID—PCI Power Management Capability ID Register (USB xHCI—D20:F0)

Address Offset: 70h  
Default Value: 01h

Attribute: RO  
Size: 8 bits

Bit	Description
7:0	<b>Power Management Capability ID</b> — RO. A value of 01h indicates that this is a PCI Power Management capabilities field.

### 17.1.23 NXT\_PTR1—Next Item Pointer #1 Register (USB xHCI—D20:F0)

Address Offset: 71h  
Default Value: 80h

Attribute: R/W  
Size: 8 bits

Bit	Description
7:0	<b>Next Item Pointer 1 Value</b> — R/W (special). This register defaults to 80h, which indicates that the next capability registers begin at configuration offset 80h. This register is writable when the ACCTRL bit (D20:F0:40h, bit 31) is '0'. This allows BIOS to effectively hide the next capability registers, if necessary. This register should only be written during system initialization before the plug-and-play software has enabled any master-initiated traffic. Values of 80h implies the next capability is MSI. Values of 00h implies that the MSI capability is hidden.



### 17.1.24 PWR\_CAP—Power Management Capabilities Register (USB xHCI—D20:F0)

Address Offset: 72h–73h                      Attribute: R/W, RO  
 Default Value: C9C2h                      Size: 16 bits

Bit	Description
15:11	<b>PME Support (PME_SUP)</b> — R/W. This 5-bit field indicates the power states in which the function may assert PME#. The PCH xHC does not support the D1 or D2 states. For all other states, the PCH xHC is capable of generating PME#. Software should never need to modify this field.
10	<b>D2 Support (D2_SUP)</b> — RO. 0 = D2 State is not supported
9	<b>D1 Support (D1_SUP)</b> — RO. 0 = D1 State is not supported
8:6	<b>Auxiliary Current (AUX_CUR)</b> — R/W. The PCH xHC reports 375 mA maximum suspend well current required when in the D3 <sub>COLD</sub> state.
5	<b>Device Specific Initialization (DSI)</b> — RO. The PCH reports 0, indicating that no device-specific initialization is required.
4	Reserved
3	<b>PME Clock (PME_CLK)</b> — RO. The PCH reports 0, indicating that no PCI clock is required to generate PME#.
2:0	<b>Version (VER)</b> — RO. The PCH reports 010b, indicating that it complies with Revision 1.1 of the PCI Power Management Specification.

**Notes:**


- Normally, this register is read-only to report capabilities to the power management software. To report different power management capabilities, depending on the system in which the PCH is used, the write access to this register is controlled by the Access Control bit (D20:F0:40h, bit 31). The value written to this register does not affect the hardware other than changing the value returned during a read.
- This register is modified and maintained by BIOS
- Reset: core well, but not D3-to-D0 warm reset.

### 17.1.25 PWR\_CNTL\_STS—Power Management Control/Status Register (USB xHCI—D20:F0)

Address Offset: 74h–75h                      Attribute: R/W, R/WC, RO  
 Default Value: 0000h                      Size: 16 bits

Bit	Description
15	<b>PME Status</b> — R/WC. This bit is set when the PCH xHC would normally assert the PME# signal independent of the state of the PME_En bit. Writing a 1 to this bit will clear it and cause the internal PME to de-assert (if enabled). <b>Note:</b> This bit must be explicitly cleared by the operating system each time the operating system is loaded. This bit is not reset by Function Level Reset.
14:13	<b>Data Scale</b> — RO. Hardwired to 00b indicating it does not support the associated Data register.
12:9	<b>Data Select</b> — RO. Hardwired to 0000b indicating it does not support the associated Data register.
8	<b>PME Enable (PME_En)</b> — R/W. 0 = Disable. 1 = Enables the PCH xHC to generate an internal PME signal when PME_Status is 1. <b>Note:</b> This bit must be explicitly cleared by the operating system each time it is initially loaded. This bit is not reset by Function Level Reset.
7:2	Reserved





Bit	Description
1:0	<p><b>Power State</b> — R/W. This 2-bit field is used both to determine the current power state of EHC function and to set a new power state. The definition of the field values are:</p> <p>00 = D0 state 11 = D3<sub>HOT</sub> state</p> <p>If software attempts to write a value of 10b or 01b in to this field, the write operation must complete normally; however, the data is discarded and no state change occurs. When in the D3<sub>HOT</sub> state, the PCH must not accept accesses to the EHC memory range; but the configuration space must still be accessible.</p>

### 17.1.26 MSI\_CAPID—Message Signaled Interrupt Capability ID Register (USB xHCI—D20:F0)

Address Offset: 80h      Attribute: RO  
Default Value: 05h      Size: 8 bits

Bit	Description
7:0	<b>Capability ID</b> — RO. Hardwired to 05h indicating that this is the start of a MSI Capability structure.

### 17.1.27 NEXT\_PTR— Next Item Pointer Register (USB xHCI—D20:F0)

Address Offset: 81h      Attribute: RO  
Default Value: 00h      Size: 8 bits  
Function Level Reset: No

Bit	Description
7:0	<b>Next Item Pointer Capability</b> — RO. This register points to the next capability.

### 17.1.28 MSI\_MCTL— MSI Message Control Register (USB xHCI—D20:F0)

Address Offset: 82h-83h      Attribute: RO, R/W  
Default Value: 0086h      Size: 16 bits

Bit	Description
15:8	Reserved.
7	<b>64 Bit Address Capable (C64)</b> — RO. Capable of generating 64-bit messages.



Bit	Description
6:4	<b>Multiple Message Enable (MME)</b> — RW. Indicates the number of messages the controller should assert. This device supports multiple message MSI.
3:1	<b>Multiple Message Capable (MMC)</b> — RO. This field is set by HW to reflect the number of Interrupters supported. The controller supports up to 8 interrupters. Encoding for number of Interrupters: 000 1 001 2 010 4 011 8 100 16 101 32 110-111 Reserved
0	<b>MSI Enable (MSIE)</b> — RW. If set to 1, MSI is enabled and the traditional interrupt pins are not used to generate interrupts. If cleared to 0, MSI operation is disabled and the traditional interrupt pins are used.

### 17.1.29 MSI\_LMAD—MSI Lower Message Address Register (USB xHCI—D20:F0)

Address Offset: 84h-87h                      Attribute: R/W, RO  
 Default Value: 00000000h                      Size: 32 bits

Bit	Description
31:2	<b>Lower Message Address</b> — RW. Lower dword of the system specified message address.
1:0	Reserved.

### 17.1.30 MSI\_UMAD—MSI Upper Message Address Register (USB xHCI—D20:F0)

Address Offset: 88h-8Bh                      Attribute: R/W  
 Default Value: 00000000h                      Size: 32 bits

Bit	Description
31:0	<b>Upper Message Address</b> — RW. Upper dword of the system specified message address.

### 17.1.31 MSI\_MD—MSI Message Data Register (USB xHCI—D20:F0)

Address Offset: 8Ch-8Fh                      Attribute: R/W  
 Default Value: 00000000h                      Size: 32 bits

Bit	Description
31:16	Reserved.
15:0	<b>Data</b> — R/W. This 16-bit field is programmed by system software if MSI is enabled. Its content is driven onto the lower word (PCI AD[15:0]) during the data phase of the MSI memory write transaction.



### 17.1.32 U2OCM1 - XHCI USB2 Overcurrent Mapping Register1 (USB xHCI—D20:F0)

Address Offset: C0–C3h                      Attribute:                      R/W, RO  
 Default Value: 00000000h                      Size:                      32 bits

Bit	Description																											
31:24	<p><b>OC3 Mapping</b> Each bit position maps OC3# to a set of ports as follows: The OC3# pin is ganged to the overcurrent signal of each port that has its corresponding bit set. It is software responsibility to ensure that a given port's bit map is set only for one OC pin.</p> <table> <tr> <td><b>Bit</b></td> <td>31</td> <td>30</td> <td>29</td> <td>28</td> <td>27</td> <td>26</td> <td>25</td> <td>24</td> </tr> <tr> <td><b>XHCI USB2.0 Port</b></td> <td>13</td> <td>12</td> <td>9</td> <td>8</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td><b>PCH USB2.0 Port</b></td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> </table>	<b>Bit</b>	31	30	29	28	27	26	25	24	<b>XHCI USB2.0 Port</b>	13	12	9	8	3	2	1	0	<b>PCH USB2.0 Port</b>	7	6	5	4	3	2	1	0
<b>Bit</b>	31	30	29	28	27	26	25	24																				
<b>XHCI USB2.0 Port</b>	13	12	9	8	3	2	1	0																				
<b>PCH USB2.0 Port</b>	7	6	5	4	3	2	1	0																				
23:16	<p><b>OC2 Mapping</b> Each bit position maps OC2# to a set of ports as follows: The OC2# pin is ganged to the overcurrent signal of each port that has its corresponding bit set. It is software responsibility to ensure that a given port's bit map is set only for one OC pin.</p> <table> <tr> <td><b>Bit</b></td> <td>23</td> <td>22</td> <td>21</td> <td>20</td> <td>19</td> <td>18</td> <td>17</td> <td>16</td> </tr> <tr> <td><b>XHCI USB2.0 Port</b></td> <td>13</td> <td>12</td> <td>9</td> <td>8</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td><b>PCH USB2.0 Port</b></td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> </table>	<b>Bit</b>	23	22	21	20	19	18	17	16	<b>XHCI USB2.0 Port</b>	13	12	9	8	3	2	1	0	<b>PCH USB2.0 Port</b>	7	6	5	4	3	2	1	0
<b>Bit</b>	23	22	21	20	19	18	17	16																				
<b>XHCI USB2.0 Port</b>	13	12	9	8	3	2	1	0																				
<b>PCH USB2.0 Port</b>	7	6	5	4	3	2	1	0																				
15:8	<p><b>OC1 Mapping</b> Each bit position maps OC1# to a set of ports as follows: The OC1# pin is ganged to the overcurrent signal of each port that has its corresponding bit set. It is software responsibility to ensure that a given port's bit map is set only for one OC pin.</p> <table> <tr> <td><b>Bit</b></td> <td>15</td> <td>14</td> <td>13</td> <td>12</td> <td>11</td> <td>10</td> <td>9</td> <td>8</td> </tr> <tr> <td><b>XHCI USB2.0 Port</b></td> <td>13</td> <td>12</td> <td>9</td> <td>8</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td><b>PCH USB2.0 Port</b></td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> </table>	<b>Bit</b>	15	14	13	12	11	10	9	8	<b>XHCI USB2.0 Port</b>	13	12	9	8	3	2	1	0	<b>PCH USB2.0 Port</b>	7	6	5	4	3	2	1	0
<b>Bit</b>	15	14	13	12	11	10	9	8																				
<b>XHCI USB2.0 Port</b>	13	12	9	8	3	2	1	0																				
<b>PCH USB2.0 Port</b>	7	6	5	4	3	2	1	0																				
7:0	<p><b>OC0 Mapping</b> Each bit position maps OC0# to a set of ports as follows: The OC0# pin is ganged to the overcurrent signal of each port that has its corresponding bit set. It is software responsibility to ensure that a given port's bit map is set only for one OC pin.</p> <table> <tr> <td><b>Bit</b></td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td><b>XHCI USB2.0 Port</b></td> <td>13</td> <td>12</td> <td>9</td> <td>8</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td><b>PCH USB2.0 Port</b></td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> </table>	<b>Bit</b>	7	6	5	4	3	2	1	0	<b>XHCI USB2.0 Port</b>	13	12	9	8	3	2	1	0	<b>PCH USB2.0 Port</b>	7	6	5	4	3	2	1	0
<b>Bit</b>	7	6	5	4	3	2	1	0																				
<b>XHCI USB2.0 Port</b>	13	12	9	8	3	2	1	0																				
<b>PCH USB2.0 Port</b>	7	6	5	4	3	2	1	0																				

### 17.1.33 U2OCM2 - XHCI USB2 Overcurrent Mapping Register 2 (USB xHCI—D20:F0)

Address Offset: C4–C7h                      Attribute:                      R/W, RO  
 Default Value: 00000000h                      Size:                      32 bits

Bit	Description																					
31:30	Reserved																					
29:24	<p><b>OC7 Mapping</b> Each bit position maps OC7 to a set of ports as follows: The OC7 pin is ganged to the overcurrent signal of each port that has its corresponding bit set. It is software responsibility to ensure that a given port's bit map is set only for one OC pin.</p> <table> <tr> <td><b>Bit</b></td> <td>29</td> <td>28</td> <td>27</td> <td>26</td> <td>25</td> <td>24</td> </tr> <tr> <td><b>XHCI USB2.0 Port</b></td> <td>11</td> <td>10</td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> </tr> <tr> <td><b>PCH USB2.0 Port</b></td> <td>13</td> <td>12</td> <td>11</td> <td>10</td> <td>9</td> <td>8</td> </tr> </table>	<b>Bit</b>	29	28	27	26	25	24	<b>XHCI USB2.0 Port</b>	11	10	7	6	5	4	<b>PCH USB2.0 Port</b>	13	12	11	10	9	8
<b>Bit</b>	29	28	27	26	25	24																
<b>XHCI USB2.0 Port</b>	11	10	7	6	5	4																
<b>PCH USB2.0 Port</b>	13	12	11	10	9	8																
23:22	Reserved																					



Bit	Description																					
21:16	<p><b>OC6 Mapping</b> Each bit position maps OC6 to a set of ports as follows: The OC6 pin is ganged to the overcurrent signal of each port that has its corresponding bit set. It is software responsibility to ensure that a given port's bit map is set only for one OC pin.</p> <table border="1"> <tr> <td><b>Bit</b></td> <td>21</td> <td>20</td> <td>19</td> <td>18</td> <td>17</td> <td>16</td> </tr> <tr> <td><b>XHCI USB2.0 Port</b></td> <td>11</td> <td>10</td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> </tr> <tr> <td><b>PCH USB2.0 Port</b></td> <td>13</td> <td>12</td> <td>11</td> <td>10</td> <td>9</td> <td>8</td> </tr> </table>	<b>Bit</b>	21	20	19	18	17	16	<b>XHCI USB2.0 Port</b>	11	10	7	6	5	4	<b>PCH USB2.0 Port</b>	13	12	11	10	9	8
<b>Bit</b>	21	20	19	18	17	16																
<b>XHCI USB2.0 Port</b>	11	10	7	6	5	4																
<b>PCH USB2.0 Port</b>	13	12	11	10	9	8																
15:14	Reserved																					
13:8	<p><b>OC5 Mapping</b> Each bit position maps OC5 to a set of ports as follows: The OC5 pin is ganged to the overcurrent signal of each port that has its corresponding bit set. It is software responsibility to ensure that a given port's bit map is set only for one OC pin.</p> <table border="1"> <tr> <td><b>Bit</b></td> <td>13</td> <td>12</td> <td>11</td> <td>10</td> <td>9</td> <td>8</td> </tr> <tr> <td><b>XHCI USB2.0 Port</b></td> <td>11</td> <td>10</td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> </tr> <tr> <td><b>PCH USB2.0 Port</b></td> <td>13</td> <td>12</td> <td>11</td> <td>10</td> <td>9</td> <td>8</td> </tr> </table>	<b>Bit</b>	13	12	11	10	9	8	<b>XHCI USB2.0 Port</b>	11	10	7	6	5	4	<b>PCH USB2.0 Port</b>	13	12	11	10	9	8
<b>Bit</b>	13	12	11	10	9	8																
<b>XHCI USB2.0 Port</b>	11	10	7	6	5	4																
<b>PCH USB2.0 Port</b>	13	12	11	10	9	8																
7:6	Reserved																					
5:0	<p><b>OC4 Mapping</b> Each bit position maps OC4 to a set of ports as follows: The OC4 pin is ganged to the overcurrent signal of each port that has its corresponding bit set. It is software responsibility to ensure that a given port's bit map is set only for one OC pin.</p> <table border="1"> <tr> <td><b>Bit</b></td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td><b>XHCI USB2.0 Port</b></td> <td>11</td> <td>10</td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> </tr> <tr> <td><b>PCH USB2.0 Port</b></td> <td>13</td> <td>12</td> <td>11</td> <td>10</td> <td>9</td> <td>8</td> </tr> </table>	<b>Bit</b>	5	4	3	2	1	0	<b>XHCI USB2.0 Port</b>	11	10	7	6	5	4	<b>PCH USB2.0 Port</b>	13	12	11	10	9	8
<b>Bit</b>	5	4	3	2	1	0																
<b>XHCI USB2.0 Port</b>	11	10	7	6	5	4																
<b>PCH USB2.0 Port</b>	13	12	11	10	9	8																

### 17.1.34 U3OCM1 - XHCI USB3 Overcurrent Pin Mapping 1 (USB xHCI—D20:F0)

Address Offset: C8–CBh  
 Default Value: 00000000h

Attribute: R/W, RO  
 Size: 32 bits

Bit	Description														
31:30	Reserved														
29:24	<p><b>OC3 Mapping</b> Each bit position maps OC3 to a set of ports as follows: The OC3 pin is ganged to the overcurrent signal of each port that has its corresponding bit set. It is software responsibility to ensure that a given port's bit map is set only for one OC pin.</p> <table border="1"> <tr> <td><b>Bit</b></td> <td>29</td> <td>28</td> <td>27</td> <td>26</td> <td>25</td> <td>24</td> </tr> <tr> <td><b>USB3.0 Port</b></td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> </tr> </table>	<b>Bit</b>	29	28	27	26	25	24	<b>USB3.0 Port</b>	6	5	4	3	2	1
<b>Bit</b>	29	28	27	26	25	24									
<b>USB3.0 Port</b>	6	5	4	3	2	1									
23:22	Reserved														
21:16	<p><b>OC2 Mapping</b> Each bit position maps OC2 to a set of ports as follows: The OC2 pin is ganged to the overcurrent signal of each port that has its corresponding bit set. It is software responsibility to ensure that a given port's bit map is set only for one OC pin.</p> <table border="1"> <tr> <td><b>Bit</b></td> <td>21</td> <td>20</td> <td>19</td> <td>18</td> <td>17</td> <td>16</td> </tr> <tr> <td><b>USB3.0 Port</b></td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> </tr> </table>	<b>Bit</b>	21	20	19	18	17	16	<b>USB3.0 Port</b>	6	5	4	3	2	1
<b>Bit</b>	21	20	19	18	17	16									
<b>USB3.0 Port</b>	6	5	4	3	2	1									
15:14	Reserved														



Bit	Description														
13:8	<p><b>OC1 Mapping</b> Each bit position maps OC1 to a set of ports as follows: The OC1 pin is ganged to the overcurrent signal of each port that has its corresponding bit set. It is software responsibility to ensure that a given port's bit map is set only for one OC pin.</p> <table border="1"> <tr> <td><b>Bit</b></td> <td>13</td> <td>12</td> <td>11</td> <td>10</td> <td>9</td> <td>8</td> </tr> <tr> <td><b>USB3.0 Port</b></td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> </tr> </table>	<b>Bit</b>	13	12	11	10	9	8	<b>USB3.0 Port</b>	6	5	4	3	2	1
<b>Bit</b>	13	12	11	10	9	8									
<b>USB3.0 Port</b>	6	5	4	3	2	1									
7:6	Reserved														
5:0	<p><b>OC0 Mapping</b> Each bit position maps OC0 to a set of ports as follows: The OC0 pin is ganged to the overcurrent signal of each port that has its corresponding bit set. It is software responsibility to ensure that a given port's bit map is set only for one OC pin.</p> <table border="1"> <tr> <td><b>Bit</b></td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td><b>USB3.0 Port</b></td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> </tr> </table>	<b>Bit</b>	5	4	3	2	1	0	<b>USB3.0 Port</b>	6	5	4	3	2	1
<b>Bit</b>	5	4	3	2	1	0									
<b>USB3.0 Port</b>	6	5	4	3	2	1									

### 17.1.35 U3OCM2 - XHCI USB3 Overcurrent Pin Mapping 2 (USB xHCI—D20:F0)

Address Offset: CC-CFh                                  Attribute:                  R/W, RO  
Default Value: 00000000h                              Size:                                  32 bits

Bit	Description														
31:30	Reserved														
29:24	<p><b>OC7 Mapping</b> Each bit position maps OC7 to a set of ports as follows: The OC7 pin is ganged to the overcurrent signal of each port that has its corresponding bit set. It is software responsibility to ensure that a given port's bit map is set only for one OC pin.</p> <table border="1"> <tr> <td><b>Bit</b></td> <td>29</td> <td>28</td> <td>27</td> <td>26</td> <td>25</td> <td>24</td> </tr> <tr> <td><b>USB3.0 Port</b></td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> </tr> </table>	<b>Bit</b>	29	28	27	26	25	24	<b>USB3.0 Port</b>	6	5	4	3	2	1
<b>Bit</b>	29	28	27	26	25	24									
<b>USB3.0 Port</b>	6	5	4	3	2	1									
23:22	Reserved														
21:16	<p><b>OC6 Mapping</b> Each bit position maps OC6 to a set of ports as follows: The OC6 pin is ganged to the overcurrent signal of each port that has its corresponding bit set. It is software responsibility to ensure that a given port's bit map is set only for one OC pin.</p> <table border="1"> <tr> <td><b>Bit</b></td> <td>21</td> <td>20</td> <td>19</td> <td>18</td> <td>17</td> <td>16</td> </tr> <tr> <td><b>USB3.0 Port</b></td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> </tr> </table>	<b>Bit</b>	21	20	19	18	17	16	<b>USB3.0 Port</b>	6	5	4	3	2	1
<b>Bit</b>	21	20	19	18	17	16									
<b>USB3.0 Port</b>	6	5	4	3	2	1									
15:14	Reserved														
13:8	<p><b>OC5 Mapping</b> Each bit position maps OC5 to a set of ports as follows: The OC5 pin is ganged to the overcurrent signal of each port that has its corresponding bit set. It is software responsibility to ensure that a given port's bit map is set only for one OC pin.</p> <table border="1"> <tr> <td><b>Bit</b></td> <td>13</td> <td>12</td> <td>11</td> <td>10</td> <td>9</td> <td>8</td> </tr> <tr> <td><b>USB3.0 Port</b></td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> </tr> </table>	<b>Bit</b>	13	12	11	10	9	8	<b>USB3.0 Port</b>	6	5	4	3	2	1
<b>Bit</b>	13	12	11	10	9	8									
<b>USB3.0 Port</b>	6	5	4	3	2	1									
7:6	Reserved														
5:0	<p><b>OC4 Mapping</b> Each bit position maps OC4 to a set of ports as follows: The OC4 pin is ganged to the overcurrent signal of each port that has its corresponding bit set. It is software responsibility to ensure that a given port's bit map is set only for one OC pin.</p> <table border="1"> <tr> <td><b>Bit</b></td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td><b>USB3.0 Port</b></td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> </tr> </table>	<b>Bit</b>	5	4	3	2	1	0	<b>USB3.0 Port</b>	6	5	4	3	2	1
<b>Bit</b>	5	4	3	2	1	0									
<b>USB3.0 Port</b>	6	5	4	3	2	1									



### 17.1.36 XUSB2PR —xHC USB 2.0 Port Routing Register (USB xHCI—D20:F0)

Address Offset: D0–D3h Attribute: R/W, RO  
Default Value: 00000000h Size: 32 bits

**Note:** Bits 3:0 are located in the Suspend Well.

Bit	Description
31:14	Reserved.
13:0	<p><b>USB 2.0 Host Controller Selector (USB2HCSEL)</b> — R/W. Maps a PCH USB 2.0 port to the xHC or EHC #1 host controller.</p> <p>When set to 0, this bit routes all the corresponding USB 2.0 port pins to the EHCI controller (D29:F0) and RMH #1. The USB 2.0 port is masked from the xHC and the USB 2.0 port's OC pin is routed to the EHCI controller (D29:F0).</p> <p>When set to 1, this bit routes all the corresponding USB 2.0 pins to the xHC controller. The USB 2.0 port is masked from the EHC and the USB 2.0 port's OC pin is routed to the xHC controller (D20:F0). Port to bit mapping is bit 0 controls port 0 and so on. Bit 0 = PCH USB 2.0 Port 0 .... Bit 13 = PCH USB 2.0 Port 13</p>

### 17.1.37 XUSB2PRM—xHC USB 2.0 Port Routing Mask Register (USB xHCI—D20:F0)

Address Offset: D4–D7h Attribute: RO, R/WL  
Default Value: 00000000h Size: 32 bits

**Note:** The R/WL property of this register is controlled by the ACCTRL bit (D20:F0:40h, bit 31).

Bit	Description
31:14	Reserved.
13:0	<p><b>USB 2.0 Host Controller Selector Mask (USB2HCSELM)</b> — R/WL. This bit field allows the BIOS to communicate to the OS which PCH USB 2.0 ports can be switched from the EHC controller to the xHC controller.</p> <p>When set to 1, the OS may switch the PCH USB 2.0 port between the EHCI and xHCI host controllers by modifying the corresponding USB2HCSEL bit (D20:F0:D0h, bit 3:0).</p> <p>When set to 0, The OS shall not modify the corresponding USB2HCSEL bit.</p> <p>Port to bit mapping is bit 0 controls port 0 and so on. Bit 0 = PCH USB 2.0 Port 0 .... Bit 13 = PCH USB 2.0 Port 13</p>



**17.1.38 USB3\_PSSN—USB 3.0 Port SuperSpeed Enable Register (USB xHCI—D20:F0)**

Address Offset: D8h-DBh Attribute: RO, R/W  
 Default Value: 00000000h Size: 32 bits

**Note:** Bits 3:0 are located in the Suspend Well.

Bit	Description
31:6	Reserved.
5:0	<p><b>USB 3.0 Port SuperSpeed Enable (USB3PSSN)</b> — R/W. This field controls whether SuperSpeed capability is enabled for a given USB 3.0 port.</p> <p>When set to 1, this bit enables the SuperSpeed terminations and allows the xHC to view the SuperSpeed connections on the USB port.</p> <p>Enables PORTSC to see the connects on the ports.</p> <p>When set to 0, the port’s SuperSpeed capability is not visible to the xHC.</p> <p>Bit 0 = USB 3.0 Port 1                      Bit 1 = USB 3.0 Port 2                      Bit 2 = USB 3.0 Port 3                      Bit 3 = USB 3.0 Port 4                      Bit 4 = USB 3.0 Port 5                      Bit 5 = USB 3.0 Port 6</p>

**17.1.39 USB3PRM—USB 3.0 Port Routing Mask Register (USB xHCI—D20:F0)**

Address Offset: DC-DFh Attribute: RO, R/WL  
 Default Value: 00000000h Size: 32 bits  
 Power Well: Core

**Note:** The R/WL property of this register is controlled by the ACCTRL bit (D20:F0:40h, bit 31).

Bit	Description
31:6	Reserved.
5:0	<p><b>USB 2.0 Host Controller Selector Mask (USB2HCSELM)</b> — R/WL. This bit field allows the BIOS to communicate to the OS which USB 3.0 ports can have the SuperSpeed capabilities enabled.</p> <p>When set to 1, the OS may enable or disable the SuperSpeed capabilities by modifying the corresponding USB3PSSN bit (D20:F0:D8h, bit 3:0).</p> <p>When set to 0, the OS shall not modify the corresponding USB3PSSN bit.</p> <p>Bit 0 = USB 3.0 Port 1                      Bit 1 = USB 3.0 Port 2                      Bit 2 = USB 3.0 Port 3                      Bit 3 = USB 3.0 Port 4                      Bit 4 = USB 3.0 Port 5                      Bit 5 = USB 3.0 Port 6</p>



### 17.1.40 USB2PDO—xHCI USB2 Port Disable Override Register (USB xHCI—D20:F0)

Address Offset:	E4-E7h	Attribute:	R/WO
Default Value:	00000000h	Size:	32 bits
Power Well:	Suspend		

Bit	Description
31:14	Reserved.
13:0	<p><b>xHCI USB2 Port Disable Override (XUSBPDO)</b> — R/WO.</p> <p>0 = Allows corresponding USB port to report a Device Connection to the xHC. 1 = Prevents the corresponding USB port from reporting a Device Connection to the xHC.</p> <p>Port to bit mapping is bit 0 controls port 0 and so on.</p> <p>Bit 0 = PCH USB 2.0 Port 0 .... Bit 13 = PCH USB 2.0 Port 13</p>

### 17.1.41 USB3PDO - USB3 Port Disable Override (USB xHCI—D20:F0)

Address Offset:	E8-EBh	Attribute:	R/WO
Default Value:	00000000h	Size:	32 bits
Power Well:	Suspend		

Bit	Description
31:6	Reserved.
5:0	<p><b>xHCI USB3 Port Disable Override (XUSBPDO)</b> — R/WO.</p> <p>0 = Allows corresponding USB port to report a Device Connection to the xHC. 1 = Prevents the corresponding USB port from reporting a Device Connection to the xHC.</p> <p>Bit 0 = USB 3.0 Port 1 Bit 1 = USB 3.0 Port 2 Bit 2 = USB 3.0 Port 3 Bit 3 = USB 3.0 Port 4 Bit 4 = USB 3.0 Port 5 Bit 5 = USB 3.0 Port 6</p>

## 17.2 Memory-Mapped I/O Registers

The xHCI memory-mapped I/O space is composed of two sets of registers: Capability Registers and Operational Registers.

**Note:** The PCH xHC controller will not accept locked memory transactions (neither reads nor writes) as a target. The locked transactions should not be forwarded to PCI as the address space is known to be allocated to USB. Attempting to access the xHCI controller Memory-Mapped I/O space using locked memory transactions will result in undefined behavior.

**Note:** When the xHCI function is in the D3 PCIe power state, accesses to the xHCI memory range are ignored and result in a master abort. Similarly, if the Memory Space Enable (MSE) bit (D20:F0:04h, bit 1) is not set in the Command register in configuration space, the memory range will not be decoded by the PCH xHC. If the MSE bit is not set, the PCH must default to allowing any memory accesses for the range specified in the BAR to go to PCI. This is because the range may not be valid and, therefore, the cycle must be made available to any other targets that may be currently using that range.





## 17.2.1 Host Controller Capability Registers

These registers specify the limits, restrictions and capabilities of the host controller implementation.

**Table 17-2. Enhanced Host Controller Capability Registers**

MEM_BASE + Offset	Power Well	Mnemonic	Register	Default	Type
00h	Core	CAPLENGTH	Capabilities Registers Length	80h	RW/L
02h-03h	Core	HCVERSION	Host Controller Interface Version Number	0100h	RO
04h-07h	Core	HCSPARAMS1	Host Controller Structural Parameters #1	08000820h	RW/L
08h-0Bh	Core	HCSPARAMS2	Host Controller Structural Parameters #2	84000054h	RW/L
0Ch-0Fh	Core	HCSPARAMS3	Host Controller Structural Parameters #3	00040001h	RW/L
10h-13h	Core	HCCPARAMS	Host Controller Capability Parameters	200071E9h	RW/L
14h-17h	Core	DBOFF	Doorbell Offset	0000C000h	RO
18h-1Bh	Core	RTSOFF	Runtime Register Space Offset	00001000h	RO

### 17.2.1.1 CAPLENGTH—Capability Registers Length Register

Offset: MEM\_BASE + 00h      Attribute: RW/L  
 Default Value: 80h      Size: 8 bits

Bit	Description
7:0	<b>Capability Register Length Value</b> — RW. This register is used as an offset to add to the Memory Base Register (D20:F0:10h) to find the beginning of the Operational Register Space. This register is modified and maintained by BIOS.

### 17.2.1.2 HCVERSION—Host Controller Interface Version Number Register

Offset: MEM\_BASE + 02h-03h      Attribute: RO  
 Default Value: 0100h      Size: 16 bits

Bit	Description
15:0	<b>Host Controller Interface Version Number</b> — RO. This is a two-byte register containing a BCD encoding of the version number of interface that this host controller interface conforms to.

### 17.2.1.3 HCSPARAMS1 —Host Controller Structural Parameters #1 Register

Offset: MEM\_BASE + 04h-07h      Attribute: RW/L  
 Default Value: 15000820h      Size: 32 bits

Bit	Description
31:24	<b>Number of Ports (MaxPorts)</b> — RW/L. This field specifies the number of physical downstream ports implemented on this host controller. The value of this field determines how many port registers are addressable in the Operational Register Space. Default value = 15h
23:19	Reserved
18:8	<b>Number of Interrupters (MaxIntrs)</b> — RW/L. This field specifies the number of interrupters implemented on this host controller. Each interrupter is allocated to a vector of MSI and controls its generation and moderation.
7:0	<b>Number of Device Slots (MaxSlots)</b> — RW/L. This field specifies the number of Device Context Structures and Doorbell Array entries this host controller can support. Valid values are in the range of 1 to 32.



### 17.2.1.4 HCSPARAMS2—Host Controller Structural Parameters #2 Register

Offset: MEM\_BASE + 08h-0Bh Attribute: RW/L  
 Default Value: 84000054h Size: 32 bits

Bit	Description
31:27	<b>Max Scratchpad Buffers (MaxScratchpadBufs)</b> — RW/L. Indicates the number of Scratchpad Buffers system software shall reserve for the xHC.
26	<b>Scratchpad Restore (SPR)</b> — RW/L. 0 = Indicates the Scratchpad buffer space may be freed and reallocated between power events. 1 = Indicates that the xHC requires the integrity of the Scratchpad buffer space to be maintained across power events.
25:8	Reserved.
7:4	<b>Event Ring Segment Table Max (ERSTMax):</b> — RW/L. This field determines the maximum value supported by the Event Ring Segment Table Base Size registers.
3:0	<b>Isochronous Scheduling Threshold (IST)</b> — RW/L. This field indicates to system software the minimum distance (in time) that it is required to stay ahead of the xHC while adding TRBs, in order to have the xHC process them at the correct time. The value is specified in the number of frames/microframes. If bit [3] of IST is cleared to 0b, software can add a TRB no later than IST [2:0] microframes before that TRB is scheduled to be executed. If bit [3] of IST is set to 1b, software can add a TRB no later than IST[2:0] frames before that TRB is scheduled to be executed.

### 17.2.1.5 HCSPARAMS3—Host Controller Structural Parameters #3 Register

Offset: MEM\_BASE + 0Ch-0Fh Attribute: RW/L  
 Default Value: 00040001h Size: 32 bits

Bit	Description												
31:16	<b>U2 Device Exit Latency (U2DEL)</b> — RW/L. Indicates the worst case latency to transition from U2 to U0. Applies to all root hub ports. The following are permissible values: <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00h</td> <td>Zero</td> </tr> <tr> <td>01h</td> <td>Less than 1 μs</td> </tr> <tr> <td>02h</td> <td>Less than 2 μs</td> </tr> <tr> <td>...</td> <td></td> </tr> <tr> <td>0Bh-FFh</td> <td>Reserved</td> </tr> </tbody> </table>	Value	Description	00h	Zero	01h	Less than 1 μs	02h	Less than 2 μs	...		0Bh-FFh	Reserved
Value	Description												
00h	Zero												
01h	Less than 1 μs												
02h	Less than 2 μs												
...													
0Bh-FFh	Reserved												
15:8	Reserved.												
7:0	<b>U1 Device Exit Latency (U1DEL)</b> — RW/L. Worst case latency to transition a root hub Port Link State (PLS) from U1 to U0. Applies to all root hub ports. The following are permissible values: <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00h</td> <td>Zero</td> </tr> <tr> <td>01h</td> <td>Less than 1 μs</td> </tr> <tr> <td>02h</td> <td>Less than 2 μs</td> </tr> <tr> <td>...</td> <td></td> </tr> <tr> <td>0800h-FFFFh</td> <td>Reserved</td> </tr> </tbody> </table>	Value	Description	00h	Zero	01h	Less than 1 μs	02h	Less than 2 μs	...		0800h-FFFFh	Reserved
Value	Description												
00h	Zero												
01h	Less than 1 μs												
02h	Less than 2 μs												
...													
0800h-FFFFh	Reserved												



### 17.2.1.6 HCCPARAMS—Host Controller Capability Parameters Register

Offset: MEM\_BASE + 10h-13h Attribute: RW/L  
 Default Value: 200071E9h Size: 32 bits

Bit	Description
31:16	<b>xHCI Extended Capabilities Pointer (xECP)</b> — RW/L This field indicates the existence of a capabilities list. The value of this field indicates a relative offset, in 32-bit words, from Base to the beginning of the first extended capability.
15:12	<b>Maximum Primary Stream Array Size (MaxPSASize)</b> — RW/L. This field identifies the maximum size Primary Stream Array that the xHC supports. The Primary Stream Array size = $2^{\text{MaxPSASize}+1}$ . Valid MaxPSASize values are 1 to 15.
11	Reserved.
10	<b>Stopped EDLTA Capability (SEC)</b> — RW/L. This flag indicates that the host controller implementation Stream Context support a Stopped EDLTA field.
9	<b>Stopped Short Packet Capability (SPC)</b> — RW/L. This flag indicates that the host controller implementation is capable of generating a Stopped - Short Packet Completion Code.
8	Reserved.
7	<b>No Secondary SID Support (NSS)</b> — RW/L. Hardwired to '0' indicating Secondary Stream ID decoding is supported.
6	<b>Latency Tolerance Messaging Capability (LTC)</b> — RW/L. 0 = Latency Tolerance Messaging is not supported. 1 = Latency Tolerance Messaging is supported
5	<b>Light HC Reset Capability (LHRC)</b> — RW/L. 0 = Light Host Controller Reset is not supported. 1 = Light Host Controller Reset is supported
4	<b>Port Indicators (PIND)</b> — RW/L. This bit indicates whether the xHC root hub ports support port indicator control. When this bit is a '1', the port status and control registers include a read/writeable field for controlling the state of the port indicator.
3	<b>Port Power Control (PPC)</b> — RW/L. This bit indicates whether the host controller implementation includes port power control. A '1' in this bit indicates the ports have port power switches. A '0' in this bit indicates the port do not have port power switches.
2	<b>Context Size (CSZ)</b> — RW/L. If this bit is set to '1', then the xHC uses 64 byte Context data structures. If this bit is cleared to '0', then the xHC uses 32 byte Context data structures. <b>Note:</b> This flag does not apply to Stream Contexts.
1	<b>BW Negotiation Capability (BNC)</b> — RW/L. 0 = Not capable of BW Negotiation. 1 = Capable of BW Negotiation.
0	<b>64-bit Addressing Capability (AC64)</b> — RW/L. This bit documents the addressing range capability of the xHC. The value of this flag determines whether the xHC has implemented the high order 32 bits of 64 bit register and data structure pointer fields. Values for this flag have the following interpretation: 0 = Supports 32-bit address memory pointers 1 = Supports 64-bit address memory pointers If 32-bit address memory pointers are implemented, the xHC shall ignore the high order 32 bits of 64 bit data structure pointer fields, and system software shall ignore the high order 32 bits of 64 bit xHC registers.

### 17.2.1.7 DBOFF—Doorbell Offset Register

Offset: MEM\_BASE + 14h-17h Attribute: RO  
 Default Value: 0000C000h Size: 32 bits

Bit	Description
31:2	<b>Doorbell Array Offset</b> — RO. This field defines the Dword offset of the Doorbell Array base address from the Base (i.e. the base address of the xHCI Capability register address space).
1:0	Reserved.



### 17.2.1.8 RTSOFF—Runtime Register Space Offset Register

Offset: MEM\_BASE + 18h–1Bh Attribute: RO  
 Default Value: 00001000h Size: 32 bits

Bit	Description
31:2	<b>Runtime Register Space Offset</b> — RO. This field defines the 32-byte offset of the xHCI Runtime Registers from the Base. i.e. Runtime Register Base Address = Base + Runtime Register Set Offset.
1:0	Reserved.

## 17.2.2 Host Controller Operational Registers

This section defines the xHC operational registers. These registers are located after the capabilities registers. The operational register base must be DWord-aligned and is calculated by adding the value in the first capabilities register (CAPLENGTH) to the base address of the xHC register address space (MEM\_BASE). Since CAPLENGTH is always 80h, Table 16-3 already accounts for this offset. All registers are 32 bits in length.

**Table 17-3. Enhanced Host Controller Operational Register Address Map**

MEM_BASE + Offset	Power Well	Mnemonic	Register Name	Default	Type
80h–83h	Core	USB_CMD	USB Command	00000000h	R/W, RO
84h–87h	Core	USB_STS	USB Status	00000001h	R/WC, RO
88h–8Bh	Core	PAGESIZE	Page Size	00000001h	RO
94h–97h	Core	DNCTRL	Device Notification Control	00000000h	R/W, RO
98h–9Bh	Core	CRCRL	Command Ring Control Low	00000000h	R/W, RO
9Ch–9Fh	Core	CRCRH	Command Ring Control High	00000000h	R/W, RO
B0h–B3h	Core	DCBAAPL	Device Context Base Address Array Pointer Low	00000000h	R/W, RO
B4h–B7h	Core	DCBAAPH	Device Context Base Address Array Pointer High	00000000h	R/W, RO
B8h–BBh	Core	CONFIG	Configure	00000000h	R/W, RO
480h, 490h, 4A0h, 4B0h, 4C0h, 4D0h, 4E0h, 4F0h, 500h, 510h, 520h, 530h, 540h, 550h, 560h	Multiple	PORTSCNUSB2	Port N Status and Control USB2	000002A0h	R/W, R/WC, RO, R/WO, R/WOC
484h, 494h, 4A4h, 4B4h, 4C4h, 4D4h, 4E4h, 4F4h, 504h, 514h, 524h, 534h, 544h, 554h, 564h	Multiple	PORTPMSCNUSB2	Port N Power Management Status and Control USB2	00000000h	R/W, RO
570h, 580h, 590h, 5A0h, 5B0h, 5C0h	Multiple	PORTSCNUSB3	Port N Status and Control USB3	000002A0h	R/W, RO
574h, 584h, 594h, 5A4h, 5B4h, 5C4h	Suspend	PORTPMSCN	Port N Power Management Status and Control USB3	00000000h	R/W, RO
578h, 588h, 598h, 5A8h, 5B8h, 5C8h	Core	PORTLIX	USB 3.0 Port Link Info	00000000h	RO

**Note:** Software must read and write these registers using only DWord accesses.



### 17.2.2.1 USB\_CMD—USB Command Register

Offset: MEM\_BASE + 80h–83h Attribute: R/W, RO  
 Default Value: 00000000h Size: 32 bits

Bit	Description
31:12	Reserved.
11	<p><b>Enable U3 MFINDEX Stop (EU3S)</b> — R/W.            When set to 1b, the xHC may stop the MFINDEX counting action if all Root Hub ports are in the U3, Disconnected, Disabled, or Powered-off state.            When cleared to 0b, the xHC may stop the MFINDEX counting action if all Root Hub ports are in the Disconnected, Disabled, or Powered-off state.</p>
10	<p><b>Enable Wrap Event (EWE)</b> — R/W.            When set to 1b, the xHC shall generate a MFINDEX Wrap Event every time the MFINDEX register transitions from 03FFFh to 0.            When cleared to 0b, no MFINDEX Wrap Events are generated.</p>
9	<p><b>Controller Restore State (CRS)</b> — R/W. When set to 1b, MEM_BASE+80h:bit 0= 0b, and MEM_BASE+80h:bit 8 = 1b, the xHC shall perform a Restore State operation and restore its internal state.            When set to 1b and MEM_BASE+80h:bit 0= 1b <b>or</b> MEM_BASE+80h:bit 8 = 0b, or when cleared to '0', no Restore State operation shall be performed.  <b>Note:</b> This flag always returns '0' when read.</p>
8	<p><b>Controller Save State (CSS)</b> — R/W. When written by software with 1b and MEM_BASE+80h:bit 0= 0b, the xHC shall save any internal state that will be restored by a subsequent Restore State operation.            When written by software with 1b and MEM_BASE+80h:bit 0= 1b, or written with '0', no Save State operation shall be performed.  <b>Note:</b> This flag always returns '0' when read.</p>
7	<p><b>Light Host Controller Reset (LHCRST)</b> — R/W. If the Light HC Reset Capability (LHRC) bit (MEM_BASE=10h:bit 5) is 1b, then setting this bit to 1b allows the driver to reset the xHC without affecting the state of the ports.            A system software read of this bit as 0b indicates the Light Host Controller Reset has completed and it is safe for software to re-initialize the xHC. A software read of this bit as a 1b indicates the Light Host Controller Reset has not yet completed.  <b>Note:</b> If Light HC Reset Capability is not implemented, a read of this flag will always return a 0b.</p>
6:4	Reserved.
3	<p><b>Host System Error Enable (HSEE)</b> — R/W. When this bit is set to 1b, and the HSE bit (MEM_BASE+84h:bit 2) is set to 1b, the xHC shall assert out-of-band error signaling to the host. The signaling is acknowledged by software clearing the HSE bit.</p>
2	<p><b>Interrupter Enable (INTE)</b> — R/W. This bit provides system software with a means of enabling or disabling the host system interrupts generated by interrupters.            When this bit is set to 1b, then Interrupter host system interrupt generation is allowed, e.g. the xHC shall issue an interrupt at the next interrupt threshold if the host system interrupt mechanism (for example, MSI, MSIX, and so forth) is enabled. The interrupt is acknowledged by a host system interrupt specific mechanism.</p>
1	<p><b>Host Controller Reset (HCRST)</b> — R/W. This control bit is used by software to reset the host controller.            When software sets this bit to 1b, the Host Controller resets its internal pipelines, timers, counters, state machines, etc. to their initial value. Any transaction currently in progress on USB is immediately terminated. A USB reset is not driven on downstream ports.            PCI Configuration registers are not affected by this reset. All operational registers, including port registers and port state machines are set to their initial values.  <b>Notes:</b></p> <ol style="list-style-type: none"> <li>This bit is cleared to 0b by the Host Controller when the reset process is complete. Software cannot terminate the reset process early by writing a 0b to this bit and shall not write any xHC Operational or Runtime registers while HCRST is set to 1b.</li> <li>Software shall not set this bit to 1b when the HCHalted (HCH) bit (MEM_BASE+84h:bit 0) is set to 0b. Attempting to reset an actively running host controller will result in undefined behavior.</li> </ol>



Bit	Description
0	<p><b>Run/Stop (R/S)</b> — R/W.</p> <p>When set to 1b, the xHC proceeds with execution of the schedule. The xHC continues execution as long as this bit is set to 1b.</p> <p>When this bit is cleared to 0b, the xHC completes the current and any actively pipelined transactions on the USB and then halts. The xHC shall halt within 16 microframes after software clears the Run/Stop bit. The HCHalted (HCH) bit (MEM_BASE+84h:bit 0) indicates when the xHC has finished its pending pipelined transactions and has entered the stopped state. Software shall not write a '1' to this flag unless the xHC is in the Halted state (that is, HCH in the USBSTS register is '1'); doing so will yield undefined results.</p>

### 17.2.2.2 USB\_STS—USB Status Register

Offset: MEM\_BASE + 84h–87h      Attribute: R/WC, RO  
 Default Value: 0000001h      Size: 32 bits

This register indicates pending interrupts and various states of the Host controller. The status resulting from a transaction on the serial bus is not indicated in this register. See the Interrupts description in section 4 of the xHCI specification for additional information concerning interrupt conditions.

**Note:** For the writable bits, software must write a 1 to clear bits that are set. Writing a 0 has no effect.

Bit	Description
31:13	Reserved.
12	<p><b>Host Controller Error (HCE)</b> — RO. This flag shall be set to indicate that an internal error condition has been detected which requires software to reset and re-initialize the xHC.</p> <p>0 = No internal xHC error conditions exist.            1 = Internal xHC error condition exists.</p>
11	<p><b>Controller Not Ready (CNR)</b> — RO.</p> <p>0 = Ready            1 = Not Ready</p> <p>Software shall not write any Doorbell or Operational register of the xHC, other than the USBSTS register, until CNR = 0b. This flag is set by the xHC after a Hardware Reset and cleared when the xHC is ready to begin accepting register writes. This flag shall remain cleared (0b) until the next Chip Hardware Reset.</p>
10	<p><b>Save/Restore Error (SRE)</b> — R/WC. If an error occurs during a Save or Restore operation this bit shall be set to 1b. This bit shall be cleared to 0b when a Save or Restore operation is initiated or when written with 1b.</p>
9	<p><b>Restore State Status (RSS)</b> — RO. When the Controller Restore State (CRS) flag in the USB_CMD register is written with 1b this bit shall be set to 1b and remain set while the xHC restores its internal state.</p> <p><b>Note:</b> When the Restore State operation is complete, this bit shall be cleared to 0b.</p>
8	<p><b>Save State Status (SSS)</b> — RO. When the Controller Save State (CSS) flag in the USB_CMD register is written with 1b this bit shall be set to 1b and remain set while the xHC saves its internal state.</p> <p><b>Note:</b> When the Save State operation is complete, this bit shall be cleared to 0b.</p>
7:5	Reserved.
4	<p><b>Port Change Detect (PCD)</b> — R/WC. This bit is allowed to be maintained in the Auxiliary power well. Alternatively, it is also acceptable that on a D3 to D0 transition of the xHC, this bit is loaded with the OR of all of the PORTSC change bits (including: Force port resume, overcurrent change, enable/disable change and connect status change). Regardless of the implementation, when this bit is readable (that is, in the D0 state), it must provide a valid view of the Port Status registers.</p> <p>0 = No change bit transition from a 0 to 1 or No Force Port Resume bit transition from 0 to 1 as a result of a J-K transition detected on a suspended port.            1 = The Host controller sets this bit to 1 when any port for which the <i>Port Owner</i> bit is set to 0 has a change bit transition from a 0 to 1 or a Force Port Resume bit transition from 0 to 1 as a result of a J-K transition detected on a suspended port.</p>



Bit	Description
3	<b>Event Interrupt (EINT)</b> — R/WC. The xHC sets this bit to 1b when the Interrupt Pending (IP) bit of any Interrupter is transitions from 0b to 1b. Software that uses EINT shall clear it prior to clearing any IP flags. A race condition will occur if software clears the IP flags then clears the EINT flag, and between the operations another IP '0' to '1' transition occurs. In this case the new IP transition will be lost.
2	<b>Host System Error (HSE)</b> — R/WC. The xHC sets this bit to 1b when a serious error is detected, either internal to the xHC or during a host system access involving the xHC module. Conditions that set this bit to '1' include PCI Parity error, PCI Master Abort, and PCI Target Abort. When this error occurs, the xHC clears the Run/Stop (R/S) bit in the USB_CMD register to prevent further execution of the scheduled TDs. If the HSEE bit in the USB_CMD register is 1b, the xHC shall also assert out-of-band error signaling to the host.
1	Reserved.
0	<b>HCHalted (HCH)</b> — RO. This bit is a '0' whenever the Run/Stop (R/S) bit is set to 1b. The xHC sets this bit to 1b after it has stopped executing as a result of the Run/Stop (R/S) bit being cleared to 0b, either by software or by the xHC hardware (e.g. internal error). If this bit is set to 1b, then SOFs, microSOFs, or Isochronous Timestamp Packets (ITP) shall not be generated by the xHC.

### 17.2.2.3 PAGESIZE—PAGESIZE Register

Offset: MEM\_BASE + 88h–8Bh Attribute: RO  
 Default Value: 00000001h Size: 32 bits

Bit	Description
31:16	Reserved
15:0	<b>Page Size</b> — RO. Hardwired to 1h to indicate support for 4k byte page sizes.

### 17.2.2.4 DNCTRL—Device Notification Control Register

Offset: MEM\_BASE + 94h–97h Attribute: R/W, RO  
 Default Value: 00000000h Size: 32 bits

Bit	Description
31:16	Reserved.
15:0	<b>Notification Enable</b> — R/W. When a Notification Enable bit is set, a Device Notification Event will be generated when a Device Notification Transaction Packet is received with the matching value in the Notification Type field. For example, setting N1 to '1' enables Device Notification Event generation if a Device Notification TP is received with its Notification Type field set to '1' (FUNCTION_WAKE), and so forth. Refer to the USB 3.0 Specification for more information on Notification Types.



### 17.2.2.5 CRCLR—Command Ring Control Low Register

Offset: MEM\_BASE + 98h–9Bh Attribute: R/W, RO  
 Default Value: 00000000h Size: 32 bits

Bit	Description
31:6	<p><b>Command Ring Pointer</b> — R/W. This field defines low order bits of the initial value of the 64-bit Command Ring Dequeue Pointer.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>Writes to this field are ignored when Command Ring Running bit (CRR) = 1b.</li> <li>If the CRCLR register is written while the Command Ring is stopped (CRR = 0b), the value of this field shall be used to fetch the first Command TRB the next time the Host Controller Doorbell register is written with the DB Reason field set to Host Controller Command.</li> <li>If the CRCLR register is not written while the Command Ring is stopped (CRR = 0b), then the Command Ring shall begin fetching Command TRBs at the current value of the internal xHC Command Ring Dequeue Pointer.</li> <li>Reading this field always returns 0b.</li> </ol>
5:4	Reserved.
3	<p><b>Command Ring Running (CRR)</b> — RO. This bit is set to 1b if the Run/Stop (R/S) bit is 1b and the Host Controller Doorbell register is written with the DB Reason field set to Host Controller Command. It is cleared to 0b when the Command Ring is stopped after writing a 1b to the Command Stop (CS) or Command Abort (CA) bits, or if the R/S bit is cleared to 0b.</p>
2	<p><b>Command Abort (CA)</b> — R/W. Writing a 1b to this bit shall immediately terminate the currently executing command, stop the Command Ring, and generate a Command Completion Event with the Completion Code set to Command Ring Stopped.</p> <p>The next write to the Host Controller Doorbell with DB Reason field set to Host Controller Command shall restart the Command Ring operation.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>Writes to this flag are ignored by the xHC if Command Ring Running (CRR) = 0b.</li> <li>Reading this bit always returns 0b.</li> </ol>
1	<p><b>Command Stop (CS)</b> — R/W. Writing a 1b to this bit shall stop the operation of the Command Ring after the completion of the currently executing command, and generate a Command Completion Event with the Completion Code set to Command Ring Stopped and the Command TRB Pointer set to the current value of the Command Ring Dequeue Pointer.</p> <p>The next write to the Host Controller Doorbell with DB Reason field set to Host Controller Command shall restart the Command Ring operation.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>Writes to this flag are ignored by the xHC if Command Ring Running (CRR) bit = 0b.</li> <li>Reading this bit always returns 0b.</li> </ol>
0	<p><b>Ring Cycle State (RCS)</b> — R/W. This bit identifies the value of the xHC Consumer Cycle State (CCS) flag for the TRB referenced by the Command Ring Pointer.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>Writes to this bit are ignored when the Command Ring Running (CRR) bit = 1b.</li> <li>If the CRCLR register is written while the Command Ring is stopped (CRR = 0b), then the value of this flag shall be used to fetch the first Command TRB the next time the Host Controller Doorbell register is written with the DB Reason field set to Host Controller Command.</li> <li>If the CRCLR register is not written while the Command Ring is stopped (CRR = 0b), then the Command Ring will begin fetching Command TRBs using the current value of the internal Command Ring CCS flag.</li> <li>Reading this flag always returns 0b.</li> </ol>

- Notes:**
- Setting the Command Stop (CS) or Command Abort (CA) flags while CRR = 1b shall generate a Command Ring Stopped Command Completion Event.
  - Setting both the Command Stop (CS) and Command Abort (CA) flags with a single write to the CRCLR register while CRR = '1' shall be interpreted as a Command Abort (CA) by the xHC.
  - The values of the internal xHC Command Ring CCS flag and Dequeue Pointer are undefined after hardware reset, so these fields shall be initialized before setting USB\_CMD Run/Stop (R/S) bit (MEM\_BASE+80:bit 0) to 1b.





### 17.2.2.6 CRCRH—Command Ring Control High Register

Offset: MEM\_BASE + 9Ch-9Fh Attribute: R/W, RO  
 Default Value: 00000000h Size: 32 bits

Bit	Description
31:0	<p><b>Command Ring Pointer</b> — R/W. This field defines high order bits of the initial value of the 64-bit Command Ring Dequeue Pointer.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>Writes to this field are ignored when Command Ring Running bit (CRR) = 1b.</li> <li>If the CRCR register is written while the Command Ring is stopped (CRR = 0b), the value of this field shall be used to fetch the first Command TRB the next time the Host Controller Doorbell register is written with the DB Reason field set to Host Controller Command.</li> <li>If the CRCR register is not written while the Command Ring is stopped (CRR = 0b), then the Command Ring shall begin fetching Command TRBs at the current value of the internal xHC Command Ring Dequeue Pointer.</li> <li>Reading this field always returns 0b.</li> </ol>

### 17.2.2.7 DCBAAPL—Device Context Base Address Array Pointer Low Register

Offset: MEM\_BASE + B0h-B3h Attribute: R/W, RO  
 Default Value: 00000000h Size: 32 bits

Bit	Description
31:6	<p><b>Device Context Base Address Array Pointer</b> — R/W. This field defines low order bits of the 64-bit base address of the Device Context Pointer Array table (a table of address pointers that reference Device Context structures for the devices attached to the host.)</p>
5:0	Reserved.

### 17.2.2.8 DCBAAPH—Device Context Base Address Array Pointer High Register

Offset: MEM\_BASE + B4h-B7h Attribute: R/W, RO  
 Default Value: 00000000h Size: 32 bits

Bit	Description
31:0	<p><b>Device Context Base Address Array Pointer</b> — R/W. This field defines high order bits of the 64-bit base address of the Device Context Pointer Array table (a table of address pointers that reference Device Context structures for the devices attached to the host.)</p>

### 17.2.2.9 CONFIG—Configure Register

Offset: MEM\_BASE + B8h-BBh Attribute: R/W, RO  
 Default Value: 00000000h Size: 32 bits

Bit	Description
31:8	Reserved.
7:0	<p><b>Max Device Slots Enabled (MaxSlotsEn)</b> — R/W. This field specifies the maximum number of enabled Device Slots. Valid values are in the range of 0h to 20h. Enabled Devices Slots are allocated contiguously (e.g. a value of 16 specifies that Device Slots 1 to 16 are active.) A value of '0' disables all Device Slots. A disabled Device Slot shall not respond to Doorbell Register references.</p> <p><b>Note:</b> This field shall not be modified if the xHC is running (Run/Stop (R/S) = '1').</p>



### 17.2.2.10 PORTSCNUSB2—Port N Status and Control USB2 Register

Offset: There are 15 USB2 PORTSC registers at offsets: 480h, 490h, 4A0h, 4B0h, 4C0h, 4D0h, 4E0h, 4F0h, 500h, 510h, 520h, 530h, 540h, 550h, 560h  
 Attribute: R/W, R/WC, RO, R/WO, R/WOC  
 Default Value: 000002A0h Size: 32 bits

A host controller must implement one or more port registers. Software uses the N\_Port information from the Structural Parameters Register to determine how many ports need to be serviced. All ports have the structure defined below. Software must not write to unreported Port Status and Control Registers.

This register is in the suspend power well. It is only reset by hardware when the suspend power is initially applied or in response to a host controller reset. The initial conditions of a port are:

- No device connected
- Port disabled.

When a device is attached, the port state transitions to the attached state and system software will process this as with any status change notification. Refer to Section 4 of the xHCI Specification for operational requirements for how change events interact with port suspend mode.

Bit	Description
31	<p><b>Warm Port Reset (WPR)</b> — R/WO. When software sets this bit to 1b, the Warm Reset sequence is initiated and the PR bit is set to 1b. Once initiated, the PR, PRC, and WRC bits shall reflect the progress of the Warm Reset sequence. This flag shall always return 0b when read.</p> <p><b>Note:</b> This bit applies only to USB 3.0 capable ports. For ports that are only USB 2.0 capable, this bit is Reserved.</p> <p><b>Note:</b> This bit is in the Suspend Well.</p>
30	<p><b>Device Removable (DR)</b> — RO. This bit indicates if this port has a removable device attached.</p> <p>0 = Device is removable.            1 = Device is non-removable.</p> <p><b>Note:</b> This bit is in the Core Well.</p>
29:28	Reserved.
27	<p><b>Wake on Over-current Enable (WOE)</b> — R/W.</p> <p>0 = Disable. (Default)            1 = Enable. Writing this bit to a 1b enables the port to be sensitive to over-current conditions as system wake-up events.</p> <p><b>Note:</b> This bit is in the Suspend Well.</p>
26	<p><b>Wake on Disconnect Enable (WDE)</b> — R/W.</p> <p>0 = Disable. (Default)            1 = Enable. Writing this bit to a 1b enables the port to be sensitive to device disconnects as system wake-up events.</p> <p><b>Note:</b> This bit is in the Suspend Well.</p>
25	<p><b>Wake on Connect Enable (WCE)</b> — R/W.</p> <p>0 = Disable. (Default)            1 = Enable. Writing this bit to a 1b enables the port to be sensitive to device connects as system wake-up events.</p> <p><b>Note:</b> This bit is in the Suspend Well.</p>
24	<p><b>Cold Attach Status (CAS)</b> — RO. This bit indicates that far-end terminations were detected in the Disconnected state and the Root Hub Port State Machine was unable to advance to the Enabled state.</p> <p>Software shall clear this bit by writing a 1b to the WPR bit or the xHC shall clear this bit if the CSS bit transitions to 1.</p> <p><b>Note:</b> This bit is 0b if the PP bit is 0b or for USB 2.0 capable-only ports.</p> <p><b>Note:</b> This bit is in the Suspend Well.</p>




Bit	Description																				
23	<p><b>Port Config Error Change (CEC)</b> — R/WOC. This flag indicates that the port failed to configure its link partner. Software shall clear this bit by writing a 1 to it.</p> <p><b>Note:</b> This bit applies only to USB 3.0 capable ports. This bit is Reserved for USB 2.0 capable-only ports.</p> <p><b>Note:</b> This bit is in the Suspend Well.</p>																				
22	<p><b>Port Link State Change (PLC)</b> — R/WC. 0 = No change 1 = Link Status Change This flag is set to '1' due to the following Port Link State (PLS) transitions:</p> <table border="0"> <thead> <tr> <th>Transition</th> <th>Condition</th> </tr> </thead> <tbody> <tr> <td>U3 -&gt; Resume</td> <td>Wakeup signaling from a device</td> </tr> <tr> <td>Resume -&gt; Recovery -&gt; U0</td> <td>Device Resume complete (USB 3.0 capable ports only)</td> </tr> <tr> <td>Resume -&gt; U0</td> <td>Device Resume complete (USB 2.0 capable-only ports)</td> </tr> <tr> <td>U3 -&gt; Recovery -&gt; U0</td> <td>Software Resume complete (USB 3.0 capable ports only)</td> </tr> <tr> <td>U3 -&gt; U0</td> <td>Software Resume complete (USB 2.0 capable-only ports)</td> </tr> <tr> <td>U2 -&gt; U0</td> <td>L1 Resume complete (USB 2.0 capable-only ports)</td> </tr> <tr> <td>U0 -&gt; U0</td> <td>L1 Entry Reject (USB 2.0 capable-only ports)</td> </tr> <tr> <td>U0 -&gt; Disabled</td> <td>L1 Entry Error (USB 2.0 capable-only ports)</td> </tr> <tr> <td>Any state -&gt; Inactive</td> <td>Error (USB 3.0 capable ports only)</td> </tr> </tbody> </table> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>This bit shall not be set if the PLS transition was due to software setting the PP bit to 0b.</li> <li>Software shall clear this bit by writing a 1 to it.</li> <li>This bit is in the Suspend Well.</li> </ol>	Transition	Condition	U3 -> Resume	Wakeup signaling from a device	Resume -> Recovery -> U0	Device Resume complete (USB 3.0 capable ports only)	Resume -> U0	Device Resume complete (USB 2.0 capable-only ports)	U3 -> Recovery -> U0	Software Resume complete (USB 3.0 capable ports only)	U3 -> U0	Software Resume complete (USB 2.0 capable-only ports)	U2 -> U0	L1 Resume complete (USB 2.0 capable-only ports)	U0 -> U0	L1 Entry Reject (USB 2.0 capable-only ports)	U0 -> Disabled	L1 Entry Error (USB 2.0 capable-only ports)	Any state -> Inactive	Error (USB 3.0 capable ports only)
Transition	Condition																				
U3 -> Resume	Wakeup signaling from a device																				
Resume -> Recovery -> U0	Device Resume complete (USB 3.0 capable ports only)																				
Resume -> U0	Device Resume complete (USB 2.0 capable-only ports)																				
U3 -> Recovery -> U0	Software Resume complete (USB 3.0 capable ports only)																				
U3 -> U0	Software Resume complete (USB 2.0 capable-only ports)																				
U2 -> U0	L1 Resume complete (USB 2.0 capable-only ports)																				
U0 -> U0	L1 Entry Reject (USB 2.0 capable-only ports)																				
U0 -> Disabled	L1 Entry Error (USB 2.0 capable-only ports)																				
Any state -> Inactive	Error (USB 3.0 capable ports only)																				
21	<p><b>Port Reset Change (PRC)</b> — R/WC. This flag is set to '1' due a '1' to '0' transition of Port Reset (PR). e.g. when any reset processing on this port is complete. 0 = No change 1 = Reset Complete</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>This bit shall not be set to 1b if the reset processing was forced to terminate due to software clearing the PP bit or PED bit to 0b.</li> <li>Software shall clear this bit by writing a 1 to it.</li> <li>This bit is in the Suspend Well.</li> </ol>																				
20	<p><b>Over-current Change (OCC)</b> — R/WC. The functionality of this bit is not dependent upon the port owner. Software clears this bit by writing a 1 to it. 0 = No change. (Default) 1 = There is a change to Overcurrent Active.</p> <p><b>Note:</b> This bit is in the Suspend Well.</p>																				
19	<p><b>Warm Port Reset Change (WRC)</b> — R/WC. This bit is set when Warm Reset processing on this port completes. 0 = No change. (Default) 1 = Warm reset complete</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>This bit shall not be set to 1b if the reset processing was forced to terminate due to software clearing the PP bit or PED bit to 0b.</li> <li>Software shall clear this bit by writing a 1 to it.</li> <li>This bit applies only to USB 3.0 capable ports. This bit is Reserved for USB 2.0 capable-only ports.</li> <li>This bit is in the Suspend Well.</li> </ol>																				
18	<p><b>Port Enabled/Disabled Change (PEC)</b> — R/WC. 0 = No change. (Default) 1 = There is a change to PED bit.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>This bit shall not be set if the PED transition was due to software setting the PP bit to 0.</li> <li>Software shall clear this bit by writing a 1 to it.</li> <li>For a USB 2.0-only port, this bit shall be set to 1 only when the port is disabled due to the appropriate conditions existing at the EOF2 point. (See Chapter 11 of the USB Specification for the definition of a port error).</li> <li>For a USB 3.0 port, this bit shall be set to '1' if an enabled port transitions to a Disabled state (i.e. a '1' to '0' transition of PED). Refer to section 4 of the xHCI Specification for more information.</li> <li>This bit is in the Suspend Well.</li> </ol>																				



Bit	Description								
17	<p><b>Connect Status Change (CSC)</b> — R/WC. This flag indicates a change has occurred in the port's Current Connect Status (CCS) or Cold Attach Status (CAS) bits.            0 = No change. (Default)            1 = There is a change to the CCS or CAS bit.            The xHC sets this bit to 1b for all changes to the port device connect status, even if system software has not cleared an existing Connect Status Change. For example, the insertion status changes twice before system software has cleared the changed condition, root hub hardware will be "setting" an already-set bit (i.e., the bit will remain 1b).</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>This bit shall not be set if the CCS transition was due to software setting the PP bit to 0b, or the CAS bit transition was due to software setting the WPR bit to 1b.</li> <li>Software shall clear this bit by writing a 1 to it.</li> <li>This bit is in the Suspend Well.</li> </ol>								
16	<p><b>Port Link State Write Strobe (LWS)</b> — R/W.            0 = When 0b, write data in PLS field is ignored. (Default)            1 = When this bit is set to 1b on a write reference to this register, this flag enables writes to the PLS field.            Reads to this bit return '0'.  <b>Note:</b> This bit is in the Suspend Well.</p>								
15:14	Reserved.								
13:10	<p><b>Port Speed (Port_Speed).</b>            A device attached to this port operates at a speed defined by the following codes:</p> <table border="1" data-bbox="462 829 836 945"> <thead> <tr> <th>Value</th> <th>Speed</th> </tr> </thead> <tbody> <tr> <td>001b</td> <td>Full-speed (12 Mb/s)</td> </tr> <tr> <td>010b</td> <td>Low-speed (1.5 Mb/s)</td> </tr> <tr> <td>011b</td> <td>High-speed (480 Mb/s)</td> </tr> </tbody> </table> <p>All other values reserved. Please refer to the eXtensible Host Controller Interface for Universal Serial Bus Specification for additional details.  <b>Note:</b> This bit is in the Suspend Well.</p>	Value	Speed	001b	Full-speed (12 Mb/s)	010b	Low-speed (1.5 Mb/s)	011b	High-speed (480 Mb/s)
Value	Speed								
001b	Full-speed (12 Mb/s)								
010b	Low-speed (1.5 Mb/s)								
011b	High-speed (480 Mb/s)								
9	<p><b>Port Power (PP)</b> — RO. Read-only with a value of 1. This indicates that the port does have power.  <b>Note:</b> This bit is in the Suspend Well.</p>								



Bit	Description																																												
8:5	<p><b>Port Link State (PLS)</b> — R/W. This field is used to power manage the port and reflects its current link state. When the port is in the Enabled state, system software may set the link U-state by writing this field. System software may also write this field to force a Disabled to Disconnected state transition of the port.</p> <table border="0"> <thead> <tr> <th>Write Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>The link shall transition to a U0 state from any of the U-states.</td> </tr> <tr> <td>2</td> <td>USB 2.0 ports only. The link should transition to the U2 State.</td> </tr> <tr> <td>3</td> <td>The link shall transition to a U3 state from any of the U-states. This action selectively suspends the device connected to this port. While the Port Link State = U3, the hub does not propagate downstream-directed traffic to this port, but the hub will respond to resume signaling from the port.</td> </tr> <tr> <td>5</td> <td>USB 3.0 ports only. If the port is in the Disabled state (PLS = Disabled, PP = 1), then the link shall transition to a RxDetect state and the port shall transition to the Disconnected state, else ignored.</td> </tr> <tr> <td>15</td> <td>USB 2.0 ports only. If the port is in the U3 state (PLS = U3), then the link shall remain in the U3 state and the port shall transition to the U3Exit substate, else ignored.</td> </tr> <tr> <td>All other values</td> <td>Ignored</td> </tr> </tbody> </table> <p><b>Note:</b> The Port Link State Write Strobe (LWS) shall be set to 1b to write this field.</p> <table border="0"> <thead> <tr> <th>Read Value</th> <th>Definition</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Link is in the U0 State</td> </tr> <tr> <td>1</td> <td>Link is in the U1 State</td> </tr> <tr> <td>2</td> <td>Link is in the U2 State</td> </tr> <tr> <td>3</td> <td>Link is in the U3 State (Device Suspended)</td> </tr> <tr> <td>4</td> <td>Link is in the Disabled State</td> </tr> <tr> <td>5</td> <td>Link is in the RxDetect State</td> </tr> <tr> <td>6</td> <td>Link is in the Inactive State</td> </tr> <tr> <td>7</td> <td>Link is in the Polling State</td> </tr> <tr> <td>8</td> <td>Link is in the Recovery State</td> </tr> <tr> <td>9</td> <td>Link is in the Hot Reset State</td> </tr> <tr> <td>10</td> <td>Link is in the Compliance Mode State</td> </tr> <tr> <td>11</td> <td>Link is in the Test Mode State</td> </tr> <tr> <td>12-14</td> <td>Reserved</td> </tr> <tr> <td>15</td> <td>Link is in the Resume State</td> </tr> </tbody> </table> <p><b>Notes:</b>                      1. This field is undefined if PP = 0.                      2. Transitions between different states are not reflected until the transition is complete.                      3. This bit is in the Suspend Well.</p>	Write Value	Description	0	The link shall transition to a U0 state from any of the U-states.	2	USB 2.0 ports only. The link should transition to the U2 State.	3	The link shall transition to a U3 state from any of the U-states. This action selectively suspends the device connected to this port. While the Port Link State = U3, the hub does not propagate downstream-directed traffic to this port, but the hub will respond to resume signaling from the port.	5	USB 3.0 ports only. If the port is in the Disabled state (PLS = Disabled, PP = 1), then the link shall transition to a RxDetect state and the port shall transition to the Disconnected state, else ignored.	15	USB 2.0 ports only. If the port is in the U3 state (PLS = U3), then the link shall remain in the U3 state and the port shall transition to the U3Exit substate, else ignored.	All other values	Ignored	Read Value	Definition	0	Link is in the U0 State	1	Link is in the U1 State	2	Link is in the U2 State	3	Link is in the U3 State (Device Suspended)	4	Link is in the Disabled State	5	Link is in the RxDetect State	6	Link is in the Inactive State	7	Link is in the Polling State	8	Link is in the Recovery State	9	Link is in the Hot Reset State	10	Link is in the Compliance Mode State	11	Link is in the Test Mode State	12-14	Reserved	15	Link is in the Resume State
	Write Value	Description																																											
	0	The link shall transition to a U0 state from any of the U-states.																																											
	2	USB 2.0 ports only. The link should transition to the U2 State.																																											
	3	The link shall transition to a U3 state from any of the U-states. This action selectively suspends the device connected to this port. While the Port Link State = U3, the hub does not propagate downstream-directed traffic to this port, but the hub will respond to resume signaling from the port.																																											
	5	USB 3.0 ports only. If the port is in the Disabled state (PLS = Disabled, PP = 1), then the link shall transition to a RxDetect state and the port shall transition to the Disconnected state, else ignored.																																											
	15	USB 2.0 ports only. If the port is in the U3 state (PLS = U3), then the link shall remain in the U3 state and the port shall transition to the U3Exit substate, else ignored.																																											
	All other values	Ignored																																											
	Read Value	Definition																																											
	0	Link is in the U0 State																																											
	1	Link is in the U1 State																																											
	2	Link is in the U2 State																																											
	3	Link is in the U3 State (Device Suspended)																																											
	4	Link is in the Disabled State																																											
	5	Link is in the RxDetect State																																											
6	Link is in the Inactive State																																												
7	Link is in the Polling State																																												
8	Link is in the Recovery State																																												
9	Link is in the Hot Reset State																																												
10	Link is in the Compliance Mode State																																												
11	Link is in the Test Mode State																																												
12-14	Reserved																																												
15	Link is in the Resume State																																												
4	<p><b>Port Reset (PR)</b> — R/W. When software writes a 1 to this bit (from a 0), the bus reset sequence as defined in the USB Specification, Revision 2.0 is started. Software writes a 0 to this bit to terminate the bus reset sequence. Software must keep this bit at a 1 long enough to ensure the reset sequence completes as specified in the USB Specification, Revision 2.0. USB 3.0 ports shall execute the Hot Reset sequence as defined in the USB 3.0 Specification. PR remains set until reset signaling is completed by the root hub.                      1 = Port is in Reset.                      0 = Port is not in Reset.  <b>Note:</b> This bit is in the Suspend Well.</p>																																												
3	<p><b>Overcurrent Active (OCA)</b>— RO.                      0 = This port does not have an overcurrent condition. (Default)                      1 = This port currently has an overcurrent condition. This bit will automatically transition from 1 to 0 when the over current condition is removed. The PCH automatically disables the port when the overcurrent active bit is 1.  <b>Note:</b> This bit is in the Suspend Well.</p>																																												
2	Reserved.																																												



Bit	Description
1	<b>Port Enabled/Disabled</b> — R/W. Ports can only be enabled by the host controller as a part of the reset and enable. Software cannot enable a port by writing a 1 to this bit. Ports can be disabled by either a fault condition (disconnect event or other fault condition) or by host software. Note that the bit status does not change until the port state actually changes. There may be a delay in disabling or enabling a port due to other host controller and bus events. 0 = Disable 1 = Enable (Default) <b>Note:</b> This bit is in the Suspend Well.
0	<b>Current Connect Status</b> — RO. This value reflects the current state of the port, and may not correspond directly to the event that caused the Connect Status Change bit (Bit 1) to be set. 0 = No device is present. (Default) 1 = Device is present on port. <b>Note:</b> This bit is in the Suspend Well.

### 17.2.2.11 PORTPMSCNUSB2—xHCI Port N Power Management Status and Control USB2 Register

Offset:                     There are 15 USB2 PORTPMSC registers at offsets: 484h, 494h, 4A4h, 4B4h, 4C4h, 4D4h, 4E4h, 4F4h, 504h, 514h, 524h, 534h, 544h, 554h, 564h

Attribute:                R/W, RO

Default Value:           00000000h                                     Size:                     32 bits

Bit	Description																		
31:28	<b>Port Test Control</b> — R/W. When this field is '0', the port is not operating in a test mode. (Default) A non-zero value indicates that the port is operating in test mode and the specific test mode is indicated by the specific value. A non-zero Port Test Control value is only valid to a port that is in the Disabled state. If the port is not in this state, the xHC shall respond with the Port Test Control field set to Port Test Control Error. The encoding of the Test Mode bits for a USB 2.0 port are: <table border="1" style="margin-left: 40px;"> <thead> <tr> <th>Value</th> <th>Test Mode</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Test mode not enabled</td> </tr> <tr> <td>1h</td> <td>Test J_STATE</td> </tr> <tr> <td>2h</td> <td>Test K_STATE</td> </tr> <tr> <td>3h</td> <td>Test SE0_NAK</td> </tr> <tr> <td>4h</td> <td>Test Packet</td> </tr> <tr> <td>5h</td> <td>Test FORCE_ENABLE</td> </tr> <tr> <td>6h-14h</td> <td>Reserved.</td> </tr> <tr> <td>15</td> <td>Port Test Control Error</td> </tr> </tbody> </table> Refer to the sections 7.1.20 and 11.24.2.13 of the USB 2.0 Specification for more information on Test Modes. <b>Note:</b> This bit is in the Suspend Well.	Value	Test Mode	0h	Test mode not enabled	1h	Test J_STATE	2h	Test K_STATE	3h	Test SE0_NAK	4h	Test Packet	5h	Test FORCE_ENABLE	6h-14h	Reserved.	15	Port Test Control Error
Value	Test Mode																		
0h	Test mode not enabled																		
1h	Test J_STATE																		
2h	Test K_STATE																		
3h	Test SE0_NAK																		
4h	Test Packet																		
5h	Test FORCE_ENABLE																		
6h-14h	Reserved.																		
15	Port Test Control Error																		
27:17	Reserved.																		
16	<b>Hardware LPM Enable (HLE)</b> — RO. 0 = Disable. 1 = Enable. When this bit is a 1, hardware controlled LPM shall be enabled for this port. Refer to section 4 of the USB 2.0 LPM Specification for more information. <b>Note:</b> This bit is in the Suspend Well.																		
15:8	<b>L1 Device Slot</b> — R/W. System software sets this field to indicate the ID of the Device Slot associated with the device directly attached to the Root Hub port. A value of 0 indicates there is no device present. <b>Note:</b> This bit is in the Suspend Well.																		
7:4	<b>Host Initiated Resume Duration (HIRD)</b> — R/W. System software sets this field to indicate to the recipient device how long the xHC will drive resume if it (the xHC) initiates an exit from L1. The HIRD value is encoded as follows: The value of 0000b is interpreted as 50 µs. Each incrementing value up adds 75 µs to the previous value. For example, 0001b is 125 µs, 0010b is 200 µs and so on. Based on this rule, the maximum value resume drive time is at encoding value 1111b which represents 1.2ms. Refer to section 4 of the USB 2.0 LPM Specification for more information. <b>Note:</b> This bit is in the Suspend Well.																		



Bit	Description
3	<p><b>Remote Wake Enable (RWE)</b> — R/W. The host system sets this flag to enable or disable the device for remote wake from L1.</p> <p>0 = Disable. (Default) 1 = Enable.</p> <p>The value of this flag will temporarily (while in L1) override the current setting of the Remote Wake feature set by the standard Set/ClearFeature() commands defined in Universal Serial Bus Specification, revision 2.0, Chapter 9.</p> <p><b>Note:</b> This bit is in the Suspend Well.</p>
2:0	<p><b>L1 status</b> - RO.</p> <p><b>Note:</b> This bit is in the Suspend Well.</p>

### 17.2.2.12 PORTSCUSB3—xHCI USB 3.0 Port N Status and Control Register

Offset: There are 6 USB3 PORTSC registers at offsets: 570h, 580h, 590h, 5A0h, 5B0h, 5C0h  
 Attribute: R/W,RO  
 Default Value: 000002A0h Size: 32 bits

A host controller must implement one or more port registers. Software uses the N\_Port information from the Structural Parameters Register to determine how many ports need to be serviced. All ports have the structure defined below. Software must not write to unreported Port Status and Control Registers.

This register is in the suspend power well. It is only reset by hardware when the suspend power is initially applied or in response to a host controller reset. The initial conditions of a port are:

- No device connected
- Port disabled.

When a device is attached, the port state transitions to the attached state and system software will process this as with any status change notification. Refer to Section 4 of the xHCI Specification for operational requirements for how change events interact with port suspend mode.

Bit	Description
31	<p><b>Warm Port Reset (WPR)</b> — R/WO. When software sets this bit to 1b, the Warm Reset sequence is initiated and the PR bit is set to 1b. Once initiated, the PR, PRC, and WRC bits shall reflect the progress of the Warm Reset sequence. This flag shall always return 0b when read.</p> <p><b>Note:</b> This bit applies only to USB 3.0 capable ports. For ports that are only USB 2.0 capable, this bit is Reserved.</p> <p><b>Note:</b> This bit is in the Suspend Well.</p>
30	<p><b>Device Removable (DR)</b> — RO. This bit indicates if this port has a removable device attached.</p> <p>0 = Device is removable. 1 = Device is non-removable.</p> <p><b>Note:</b> This bit is in the Core Well.</p>
29:28	Reserved.
27	<p><b>Wake on Over-current Enable (WOE)</b> — R/W.</p> <p>0 = Disable. (Default) 1 = Enable. Writing this bit to a 1b enables the port to be sensitive to over-current conditions as system wake-up events.</p> <p><b>Note:</b> This bit is in the Suspend Well.</p>
26	<p><b>Wake on Disconnect Enable (WDE)</b> — R/W.</p> <p>0 = Disable. (Default) 1 = Enable. Writing this bit to a 1b enables the port to be sensitive to device disconnects as system wake-up events.</p> <p><b>Note:</b> This bit is in the Suspend Well.</p>



Bit	Description																				
25	<p><b>Wake on Connect Enable (WCE)</b> — R/W.            0 = Disable. (Default)            1 = Enable. Writing this bit to a 1b enables the port to be sensitive to device connects as system wake-up events.  <b>Note:</b> This bit is in the Suspend Well.</p>																				
24	<p><b>Cold Attach Status (CAS)</b> — RO. This bit indicates that far-end terminations were detected in the Disconnected state and the Root Hub Port State Machine was unable to advance to the Enabled state.            Software shall clear this bit by writing a 1b to the WPR bit or the xHC shall clear this bit if the CSS bit transitions to 1.  <b>Note:</b> This bit is 0b if the PP bit is 0b or for USB 2.0 capable-only ports.  <b>Note:</b> This bit is in the Suspend Well.</p>																				
23	<p><b>Port Config Error Change (CEC)</b> — R/WOC. This flag indicates that the port failed to configure its link partner.            Software shall clear this bit by writing a 1 to it.  <b>Note:</b> This bit applies only to USB 3.0 capable ports. This bit is Reserved for USB 2.0 capable-only ports.  <b>Note:</b> This bit is in the Suspend Well.</p>																				
22	<p><b>Port Link State Change (PLC)</b> — R/WC.            0 = No change            1 = Link Status Change</p> <p>This flag is set to '1' due to the following Port Link State (PLS) transitions:</p> <table border="0"> <thead> <tr> <th>Transition</th> <th>Condition</th> </tr> </thead> <tbody> <tr> <td>U3 -&gt; Resume</td> <td>Wakeup signaling from a device</td> </tr> <tr> <td>Resume -&gt; Recovery -&gt; U0</td> <td>Device Resume complete (USB 3.0 capable ports only)</td> </tr> <tr> <td>Resume -&gt; U0</td> <td>Device Resume complete (USB 2.0 capable-only ports)</td> </tr> <tr> <td>U3 -&gt; Recovery -&gt; U0</td> <td>Software Resume complete (USB 3.0 capable ports only)</td> </tr> <tr> <td>U3 -&gt; U0</td> <td>Software Resume complete (USB 2.0 capable-only ports)</td> </tr> <tr> <td>U2 -&gt; U0</td> <td>L1 Resume complete (USB 2.0 capable-only ports)</td> </tr> <tr> <td>U0 -&gt; U0</td> <td>L1 Entry Reject (USB 2.0 capable-only ports)</td> </tr> <tr> <td>U0 -&gt; Disabled</td> <td>L1 Entry Error (USB 2.0 capable-only ports)</td> </tr> <tr> <td>Any state -&gt; Inactive</td> <td>Error (USB 3.0 capable ports only)</td> </tr> </tbody> </table> <p><b>Notes:</b>            1. This bit shall not be set if the PLS transition was due to software setting the PP bit to 0b.            2. Software shall clear this bit by writing a 1 to it.            3. This bit is in the Suspend Well.</p>	Transition	Condition	U3 -> Resume	Wakeup signaling from a device	Resume -> Recovery -> U0	Device Resume complete (USB 3.0 capable ports only)	Resume -> U0	Device Resume complete (USB 2.0 capable-only ports)	U3 -> Recovery -> U0	Software Resume complete (USB 3.0 capable ports only)	U3 -> U0	Software Resume complete (USB 2.0 capable-only ports)	U2 -> U0	L1 Resume complete (USB 2.0 capable-only ports)	U0 -> U0	L1 Entry Reject (USB 2.0 capable-only ports)	U0 -> Disabled	L1 Entry Error (USB 2.0 capable-only ports)	Any state -> Inactive	Error (USB 3.0 capable ports only)
Transition	Condition																				
U3 -> Resume	Wakeup signaling from a device																				
Resume -> Recovery -> U0	Device Resume complete (USB 3.0 capable ports only)																				
Resume -> U0	Device Resume complete (USB 2.0 capable-only ports)																				
U3 -> Recovery -> U0	Software Resume complete (USB 3.0 capable ports only)																				
U3 -> U0	Software Resume complete (USB 2.0 capable-only ports)																				
U2 -> U0	L1 Resume complete (USB 2.0 capable-only ports)																				
U0 -> U0	L1 Entry Reject (USB 2.0 capable-only ports)																				
U0 -> Disabled	L1 Entry Error (USB 2.0 capable-only ports)																				
Any state -> Inactive	Error (USB 3.0 capable ports only)																				
21	<p><b>Port Reset Change (PRC)</b> — R/WC. This flag is set to '1' due a '1' to '0' transition of Port Reset (PR). e.g. when any reset processing on this port is complete.            0 = No change            1 = Reset Complete  <b>Notes:</b>            1. This bit shall not be set to 1b if the reset processing was forced to terminate due to software clearing the PP bit or PED bit to 0b.            2. Software shall clear this bit by writing a 1 to it.            3. This bit is in the Suspend Well.</p>																				
20	<p><b>Over-current Change (OCC)</b> — R/WC. The functionality of this bit is not dependent upon the port owner. Software clears this bit by writing a 1 to it.            0 = No change. (Default)            1 = There is a change to Overcurrent Active.  <b>Note:</b> This bit is in the Suspend Well.</p>																				
19	<p><b>Warm Port Reset Change (WRC)</b> — R/WC. This bit is set when Warm Reset processing on this port completes.            0 = No change. (Default)            1 = Warm reset complete  <b>Notes:</b>            1. This bit shall not be set to 1b if the reset processing was forced to terminate due to software clearing the PP bit or PED bit to 0b.            2. Software shall clear this bit by writing a 1 to it.            3. This bit applies only to USB 3.0 capable ports. This bit is Reserved for USB 2.0 capable-only ports.            4. This bit is in the Suspend Well.</p>																				





Bit	Description				
18	<p><b>Port Enabled/Disabled Change (PEC)</b> — R/WC.                      0 = No change. (Default)                      1 = There is a change to PED bit.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>This bit shall not be set if the PED transition was due to software setting the PP bit to 0.</li> <li>Software shall clear this bit by writing a 1 to it.</li> <li>For a USB 2.0-only port, this bit shall be set to 1 only when the port is disabled due to the appropriate conditions existing at the EOF2 point. (See Chapter 11 of the USB Specification for the definition of a port error).</li> <li>For a USB 3.0 port, this bit shall be set to '1' if an enabled port transitions to a Disabled state (i.e. a '1' to '0' transition of PED). Refer to section 4 of the xHCI Specification for more information.</li> <li>This bit is in the Suspend Well.</li> </ol>				
17	<p><b>Connect Status Change (CSC)</b> — R/WC. This flag indicates a change has occurred in the port's Current Connect Status (CCS) or Cold Attach Status (CAS) bits.                      0 = No change. (Default)                      1 = There is a change to the CCS or CAS bit.</p> <p>The xHC sets this bit to 1b for all changes to the port device connect status, even if system software has not cleared an existing Connect Status Change. For example, the insertion status changes twice before system software has cleared the changed condition, root hub hardware will be "setting" an already-set bit (i.e., the bit will remain 1b).</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>This bit shall not be set if the CCS transition was due to software setting the PP bit to 0b, or the CAS bit transition was due to software setting the WPR bit to 1b.</li> <li>Software shall clear this bit by writing a 1 to it.</li> <li>This bit is in the Suspend Well.</li> </ol>				
16	<p><b>Port Link State Write Strobe (LWS)</b> — R/W.                      0 = When 0b, write data in PLS field is ignored. (Default)                      1 = When this bit is set to 1b on a write reference to this register, this flag enables writes to the PLS field.</p> <p>Reads to this bit return '0'.  <b>Note:</b> This bit is in the Suspend Well.</p>				
15:14	Reserved.				
13:10	<p><b>Port Speed (Port_Speed).</b>                      A device attached to this port operates at a speed defined by the following codes:</p> <table border="1" data-bbox="483 1121 844 1178"> <thead> <tr> <th>Value</th> <th>Speed</th> </tr> </thead> <tbody> <tr> <td>4</td> <td>SuperSpeed (5 Gb/s)</td> </tr> </tbody> </table> <p>All other values reserved. Please refer to the eXtensible Host Controller Interface for Universal Serial Bus Specification for additional details.</p>	Value	Speed	4	SuperSpeed (5 Gb/s)
Value	Speed				
4	SuperSpeed (5 Gb/s)				
9	<p><b>Port Power (PP)</b> — RO. Read-only with a value of 1. This indicates that the port does have power.  <b>Note:</b> This bit is in the Suspend Well.</p>				



Bit	Description																																												
8:5	<p><b>Port Link State (PLS)</b> — R/W. This field is used to power manage the port and reflects its current link state.</p> <p>When the port is in the Enabled state, system software may set the link U-state by writing this field. System software may also write this field to force a Disabled to Disconnected state transition of the port.</p> <table border="0"> <thead> <tr> <th>Write Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>The link shall transition to a U0 state from any of the U-states.</td> </tr> <tr> <td>2</td> <td>USB 2.0 ports only. The link should transition to the U2 State.</td> </tr> <tr> <td>3</td> <td>The link shall transition to a U3 state from any of the U-states. This action selectively suspends the device connected to this port. While the Port Link State = U3, the hub does not propagate downstream-directed traffic to this port, but the hub will respond to resume signaling from the port.</td> </tr> <tr> <td>5</td> <td>USB 3.0 ports only. If the port is in the Disabled state (PLS = Disabled, PP = 1), then the link shall transition to a RxDetect state and the port shall transition to the Disconnected state, else ignored.</td> </tr> <tr> <td>15</td> <td>USB 2.0 ports only. If the port is in the U3 state (PLS = U3), then the link shall remain in the U3 state and the port shall transition to the U3Exit substate, else ignored.</td> </tr> <tr> <td>All other values</td> <td>Ignored</td> </tr> </tbody> </table> <p><b>Note:</b> The Port Link State Write Strobe (LWS) shall be set to 1b to write this field.</p> <table border="0"> <thead> <tr> <th>Read Value</th> <th>Definition</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Link is in the U0 State</td> </tr> <tr> <td>1</td> <td>Link is in the U1 State</td> </tr> <tr> <td>2</td> <td>Link is in the U2 State</td> </tr> <tr> <td>3</td> <td>Link is in the U3 State (Device Suspended)</td> </tr> <tr> <td>4</td> <td>Link is in the Disabled State</td> </tr> <tr> <td>5</td> <td>Link is in the RxDetect State</td> </tr> <tr> <td>6</td> <td>Link is in the Inactive State</td> </tr> <tr> <td>7</td> <td>Link is in the Polling State</td> </tr> <tr> <td>8</td> <td>Link is in the Recovery State</td> </tr> <tr> <td>9</td> <td>Link is in the Hot Reset State</td> </tr> <tr> <td>10</td> <td>Link is in the Compliance Mode State</td> </tr> <tr> <td>11</td> <td>Link is in the Test Mode State</td> </tr> <tr> <td>12-14</td> <td>Reserved</td> </tr> <tr> <td>15</td> <td>Link is in the Resume State</td> </tr> </tbody> </table> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>This field is undefined if PP = 0.</li> <li>Transitions between different states are not reflected until the transition is complete.</li> <li>This bit is in the Suspend Well.</li> </ol>	Write Value	Description	0	The link shall transition to a U0 state from any of the U-states.	2	USB 2.0 ports only. The link should transition to the U2 State.	3	The link shall transition to a U3 state from any of the U-states. This action selectively suspends the device connected to this port. While the Port Link State = U3, the hub does not propagate downstream-directed traffic to this port, but the hub will respond to resume signaling from the port.	5	USB 3.0 ports only. If the port is in the Disabled state (PLS = Disabled, PP = 1), then the link shall transition to a RxDetect state and the port shall transition to the Disconnected state, else ignored.	15	USB 2.0 ports only. If the port is in the U3 state (PLS = U3), then the link shall remain in the U3 state and the port shall transition to the U3Exit substate, else ignored.	All other values	Ignored	Read Value	Definition	0	Link is in the U0 State	1	Link is in the U1 State	2	Link is in the U2 State	3	Link is in the U3 State (Device Suspended)	4	Link is in the Disabled State	5	Link is in the RxDetect State	6	Link is in the Inactive State	7	Link is in the Polling State	8	Link is in the Recovery State	9	Link is in the Hot Reset State	10	Link is in the Compliance Mode State	11	Link is in the Test Mode State	12-14	Reserved	15	Link is in the Resume State
	Write Value	Description																																											
	0	The link shall transition to a U0 state from any of the U-states.																																											
	2	USB 2.0 ports only. The link should transition to the U2 State.																																											
	3	The link shall transition to a U3 state from any of the U-states. This action selectively suspends the device connected to this port. While the Port Link State = U3, the hub does not propagate downstream-directed traffic to this port, but the hub will respond to resume signaling from the port.																																											
	5	USB 3.0 ports only. If the port is in the Disabled state (PLS = Disabled, PP = 1), then the link shall transition to a RxDetect state and the port shall transition to the Disconnected state, else ignored.																																											
	15	USB 2.0 ports only. If the port is in the U3 state (PLS = U3), then the link shall remain in the U3 state and the port shall transition to the U3Exit substate, else ignored.																																											
	All other values	Ignored																																											
	Read Value	Definition																																											
	0	Link is in the U0 State																																											
1	Link is in the U1 State																																												
2	Link is in the U2 State																																												
3	Link is in the U3 State (Device Suspended)																																												
4	Link is in the Disabled State																																												
5	Link is in the RxDetect State																																												
6	Link is in the Inactive State																																												
7	Link is in the Polling State																																												
8	Link is in the Recovery State																																												
9	Link is in the Hot Reset State																																												
10	Link is in the Compliance Mode State																																												
11	Link is in the Test Mode State																																												
12-14	Reserved																																												
15	Link is in the Resume State																																												
4	<p><b>Port Reset (PR)</b> — R/W. When software writes a 1 to this bit (from a 0), the bus reset sequence as defined in the USB Specification, Revision 2.0 is started. Software writes a 0 to this bit to terminate the bus reset sequence. Software must keep this bit at a 1 long enough to ensure the reset sequence completes as specified in the USB Specification, Revision 2.0. USB 3.0 ports shall execute the Hot Reset sequence as defined in the USB 3.0 Specification. PR remains set until reset signaling is completed by the root hub.</p> <p>1 = Port is in Reset. 0 = Port is not in Reset.</p> <p><b>Note:</b> This bit is in the Suspend Well.</p>																																												
3	<p><b>Overcurrent Active (OCA)</b>— RO.</p> <p>0 = This port does not have an overcurrent condition. (Default) 1 = This port currently has an overcurrent condition. This bit will automatically transition from 1 to 0 when the over current condition is removed. The PCH automatically disables the port when the overcurrent active bit is 1.</p> <p><b>Note:</b> This bit is in the Suspend Well.</p>																																												
2	Reserved.																																												



Bit	Description
1	<p><b>Port Enabled/Disabled</b> — R/W. Ports can only be enabled by the host controller as a part of the reset and enable. Software cannot enable a port by writing a 1 to this bit. Ports can be disabled by either a fault condition (disconnect event or other fault condition) or by host software. Note that the bit status does not change until the port state actually changes. There may be a delay in disabling or enabling a port due to other host controller and bus events.</p> <p>0 = Disable 1 = Enable (Default)</p> <p><b>Note:</b> This bit is in the Suspend Well.</p>
0	<p><b>Current Connect Status</b> — RO. This value reflects the current state of the port, and may not correspond directly to the event that caused the Connect Status Change bit (Bit 1) to be set.</p> <p>0 = No device is present. (Default) 1 = Device is present on port.</p> <p><b>Note:</b> This bit is in the Suspend Well.</p>

### 17.2.2.13 PORTPMSCN—Port N Power Management Status and Control USB3 Register

Offset: There are 6 USB3 PORTPMSCN registers at offsets: 574h, 584h, 594h, 5A4h, 5B4h, 5C4h  
 Attribute: R/W, RO  
 Default Value: 00000000h Size: 32 bits

Bit	Description																
31:17	Reserved.																
16	<p><b>Force Link PM Accept (FLA)</b> — R/W. When this bit is set to '1', the port shall generate a Set Link Function LMP with the Force_LinkPM_Accept bit asserted. This bit shall be set to 0b by the assertion of PR to 1 or when CCS = transitions from 0 to 1. Writes to this flag have no affect if PP = 0b. The Set Link Function LMP is sent by the xHC to the device connected on this port when this bit transitions from 0' to 1. Refer to Sections 8.4.1, 10.4.2.2 and 10.4.2.9 of the USB 3.0 Specification for more details.</p>																
15:8	<p><b>U2 Timeout</b> — R/W. Timeout value for U2 inactivity timer. If equal to FFh, the port is disabled from initiating U2 entry. This field shall be set to 0 by the assertion of PR to 1. Refer to section 4 of the xHCI Specification for more information on U2 Timeout operation. The following are permissible values:</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00h</td> <td>Zero (default)</td> </tr> <tr> <td>01h</td> <td>256 <math>\mu</math>s</td> </tr> <tr> <td>02h</td> <td>512 <math>\mu</math>s</td> </tr> <tr> <td>...</td> <td></td> </tr> <tr> <td>FEh</td> <td>65.024 ms</td> </tr> <tr> <td>FFh</td> <td>Infinite</td> </tr> </tbody> </table>	Value	Description	00h	Zero (default)	01h	256 $\mu$ s	02h	512 $\mu$ s	...		FEh	65.024 ms	FFh	Infinite		
Value	Description																
00h	Zero (default)																
01h	256 $\mu$ s																
02h	512 $\mu$ s																
...																	
FEh	65.024 ms																
FFh	Infinite																
7:0	<p><b>U1 Timeout</b> — R/W. Timeout value for U1 inactivity timer. If equal to FFh, the port is disabled from initiating U1 entry. This field shall be set to 0 by the assertion of PR to 1. Refer to section 4 of the xHCI Specification for more information on U1 Timeout operation. The following are permissible values:</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00h</td> <td>Zero (default)</td> </tr> <tr> <td>01h</td> <td>1 <math>\mu</math>s</td> </tr> <tr> <td>02h</td> <td>2 <math>\mu</math>s</td> </tr> <tr> <td>...</td> <td></td> </tr> <tr> <td>7Fh</td> <td>127 <math>\mu</math>s</td> </tr> <tr> <td>80h-FEh</td> <td>Reserved</td> </tr> <tr> <td>FFh</td> <td>Infinite</td> </tr> </tbody> </table>	Value	Description	00h	Zero (default)	01h	1 $\mu$ s	02h	2 $\mu$ s	...		7Fh	127 $\mu$ s	80h-FEh	Reserved	FFh	Infinite
Value	Description																
00h	Zero (default)																
01h	1 $\mu$ s																
02h	2 $\mu$ s																
...																	
7Fh	127 $\mu$ s																
80h-FEh	Reserved																
FFh	Infinite																



### 17.2.2.14 PORTLIX— USB 3.0 Port X Link Info Register

Offset: There are 6 USB3 PORTLIX registers at offsets: 578h, 588h, 598h, 5A8h, 5B8h, 5C8h  
 Attribute: RO  
 Default Value: 00000000h Size: 32 bits

Bit	Description
31:16	Reserved.
15:0	<b>Link Error Count</b> — RO.

## 17.2.3 Host Controller Runtime Registers

This section defines the xHC runtime registers. The base address of this register space is referred to as Runtime Base. The Runtime Base shall be 32-byte aligned and is calculated by adding the value Runtime Register Space Offset register (MEM\_BASE+18h:bits 31:2) to the Capability Base address. All Runtime registers are multiples of 32 bits in length.

Table 17-4. Enhanced Host Controller Operational Register Address Map

Runtime Base + Offset	Power Well	Mnemonic	Register Name	Default	Special Notes	Type
00h-03h	Core	MFINDEX	Microframe Index	00000000h		RO
20h-23h	Core	IMAN	Interrupter X Management	00000000h		RO, R/W, R/WC
24h-27h	Core	IMOD	Interrupter X Moderation	00000FA0h		R/W
28h-2Bh	Core	ERSTSZ	Event Ring Segment Table Size X	00000000h		R/W, RO
30h-33h	Core	ERSTBAL	Event Ring Segment Table Base Address Low X	00000000h		R/W, RO
34h-37h	Core	ERSTBAH	Event Ring Segment Table Base Address High X	00000000h		R/W
38h-3Bh	Core	ERDPL	Event Ring Dequeue Pointer Low X	00000000h		R/W, R/WC
3Ch-3Fh	Core	ERDPH	Event Ring Dequeue Pointer High X	00000000h		R/W

### 17.2.3.1 MFINDEX—Microframe Index Register

Offset: Runtime Base + 00h-03h Attribute: RO,  
 Default Value: 00000000h Size: 32 bits

Bit	Description
31:14	Reserved.
13:0	<b>Microframe Index</b> — RO. The value in this register increments at the end of each microframe (e.g. 125us.). Bits [13:3] may be used to determine the current 1ms. Frame Index.



### 17.2.3.2 IMAN—Interrupter X Management Register

Offset: Interrupter 1: Runtime Base + 20h-23h  
 Interrupter 2: Runtime Base + 40h-43h  
 Interrupter 3: Runtime Base + 60h-63h  
 Interrupter 4: Runtime Base + 80h-83h  
 Interrupter 5: Runtime Base + A0h-A3h  
 Interrupter 6: Runtime Base + C0h-C3h  
 Interrupter 7: Runtime Base + E0h-E3h  
 Interrupter 8: Runtime Base + 100h-103h

Attribute: RO, R/W, R/WC  
 Default Value: 00000000h Size: 32 bits

**Note:** The xHC implements up to 8 Interrupters. There are 8 IMAN registers, one for each Interrupter.

Bit	Description
31:2	Reserved.
1	<b>Interrupt Enable (IE)</b> — RO. This flag specifies whether the Interrupter is capable of generating an interrupt. 0 = The Interrupter is prohibited from generating interrupts. 1 = When this bit and the IP bit are set (1b), the Interrupter shall generate an interrupt when the Interrupter Moderation Counter reaches '0'.
0	<b>Interrupt Pending (IP)</b> — R/WC. 0 = No interrupt is pending for the Interrupter. 1 = An interrupt is pending for this Interrupter. This bit is set to 1b when IE = 1, the IMODI Interrupt Moderation Counter field = 0b, the Event Ring associated with the Interrupter is not empty (or for the Primary Interrupter when the HCE flag is set to 1b), and EHB = 0. If MSI interrupts are enabled, this flag shall be cleared automatically when the PCI Dword write generated by the Interrupt assertion is complete. If PCI Pin Interrupts are enabled, this flag shall be cleared by software.

### 17.2.3.3 IMOD—Interrupter X Moderation Register

Offset: Interrupter 1: Runtime Base + 24h-27h  
 Interrupter 2: Runtime Base + 44h-47h  
 Interrupter 3: Runtime Base + 64h-67h  
 Interrupter 4: Runtime Base + 84h-87h  
 Interrupter 5: Runtime Base + A4h-A7h  
 Interrupter 6: Runtime Base + C4h-C7h  
 Interrupter 7: Runtime Base + E4h-E7h  
 Interrupter 8: Runtime Base + 104h-107h

Attribute: R/W  
 Default Value: 00000FA0h Size: 32 bits

**Note:** The xHC implements up to 8 Interrupters. There are 8 IMOD registers, one for each Interrupter.

Bit	Description
31:16	<b>Interrupt Moderation Counter (IMODC)</b> — R/W. Down counter. Loaded with Interval Moderation value (value of bits 15:0) whenever the IP bit is cleared to 0b, counts down to '0', and stops. The associated interrupt shall be signaled whenever this counter is '0', the Event Ring is not empty, the IE and IP bits = 1, and EHB = 0. This counter may be directly written by software at any time to alter the interrupt rate.



Bit	Description
15:0	<b>Interrupt Moderation Interval (IMODI)</b> — R/W. Minimum inter-interrupt interval. The interval is specified in 250ns increments. A value of '0' disables interrupt throttling logic and interrupts shall be generated immediately if IP = 0, EHB = 0, and the Event Ring is not empty.

**17.2.3.4 ERSTSZ—Event Ring Segment Table Size X Register**

Offset: 1: Runtime Base + 28h-2Bh  
 2: Runtime Base + 48h-4Bh  
 3: Runtime Base + 68h-6Bh  
 4: Runtime Base + 88h-8Bh  
 5: Runtime Base + A8h-ABh  
 6: Runtime Base + C8h-CBh  
 7: Runtime Base + E8h-EBh  
 8: Runtime Base + 108h-10Bh

Attribute: R/W, RO  
 Default Value: 00000000h Size: 32 bits

**Note:** There are 8 ERSTSZ registers.

Bit	Description
31:16	Reserved.
15:0	<b>Event Ring Segment Table Size</b> — R/W. This field identifies the number of valid Event Ring Segment Table entries in the Event Ring Segment Table pointed to by the Event Ring Segment Table Base Address register.

**17.2.3.5 ERSTBAL—Event Ring Segment Table Base Address Low X Register**

Offset: 1: Runtime Base + 30h-33h  
 2: Runtime Base + 50h-53h  
 3: Runtime Base + 70h-73h  
 4: Runtime Base + 90h-93h  
 5: Runtime Base + B0h-B3h  
 6: Runtime Base + D0h-D3h  
 7: Runtime Base + F0h-F3h  
 8: Runtime Base + 110h-113h

Attribute: R/W, RO  
 Default Value: 00000000h Size: 32 bits

**Note:** There are 8 ERSTBAL registers.

Bit	Description
31:6	<b>Event Ring Segment Table Base Address Register (ERSTBA_LO)</b> — R/W. This field defines the low order bits of the start address of the Event Ring Segment Table. This field shall not be modified if HCHalted (HCH) = 0.
5:0	Reserved.



### 17.2.3.6 ERSTBAH—Event Ring Segment Table Base Address High X Register

Offset: 1: Runtime Base + 34h-37h  
 2: Runtime Base + 54h-57h  
 3: Runtime Base + 74h-77h  
 4: Runtime Base + 94h-97h  
 5: Runtime Base + B4h-B7h  
 6: Runtime Base + D4h-D7h  
 7: Runtime Base + F4h-F7h  
 8: 1Runtime Base + 14h-117h

Attribute: R/W  
 Default Value: 00000000h Size: 32 bits

**Note:** There are 8 ERSTBAH registers.

Bit	Description
31:0	<b>Event Ring Segment Table Base Address Register (ERSTBA_HI)</b> — R/W. This field defines the low order bits of the start address of the Event Ring Segment Table. This field shall not be modified if HCHalted (HCH) = 0.

### 17.2.3.7 ERDPL—Event Ring Dequeue Pointer Low X Register

Offset: 1: Runtime Base + 38h-3Bh  
 2: Runtime Base + 58h-5Bh  
 3: Runtime Base + 78h-7Bh  
 4: Runtime Base + 98h-9Bh  
 5: Runtime Base + B8h-BBh  
 6: Runtime Base + D8h-DBh  
 7: Runtime Base + F8h-FBh  
 8: Runtime Base + 118h-11Bh

Attribute: R/W, R/WC  
 Default Value: 00000000h Size: 32 bits

**Note:** There are 8 ERDPL registers.

Bit	Description
31:4	<b>Event Ring Dequeue Pointer</b> — R/W. This field defines the low order bits of the 64- bit address of the current Event Ring Dequeue Pointer.
3	<b>Event Handler Busy (EHB)</b> — R/WC. This flag shall be set to '1' when the IP bit is set to '1' and cleared to '0' by software when the Dequeue Pointer register is written.
2:0	<b>Dequeue ERST Segment Index (DESI)</b> — R/W. This field may be used by the xHC to accelerate checking the Event Ring full condition. This field is written with the low order 3 bits of the offset of the ERST entry which defines the Event Ring segment that Event Ring Dequeue Pointer resides in.

### 17.2.3.8 ERDPH—Event Ring Dequeue Pointer High X Register

Offset: 1: Runtime Base + 3Ch-3Fh  
 2: Runtime Base + 5Ch-5Fh  
 3: Runtime Base + 7Ch-7Fh  
 4: Runtime Base + 9Ch-9Fh  
 5: Runtime Base + BCh-BFh  
 6: Runtime Base + DCh-DFh  
 7: Runtime Base + FCh-FFh



8: Runtime Base + 11Ch-11Fh  
 Attribute: R/W  
 Default Value: 00000000h Size: 32 bits

**Note:** There are 8 ERDPH registers.

Bit	Description
31:0	<b>Event Ring Dequeue Pointer</b> — R/W. This field defines the low order bits of the 64-bit address of the current Event Ring Dequeue Pointer.

## 17.2.4 Doorbell Registers

Door Bell registers are an array of 64 registers, with 0 to 32 being used by the xHC and the remainder being reserved. One 32-bit Doorbell Register is defined in the array for each Device Slot. System software utilizes the Doorbell Register to notify the xHC that it has Device Slot related work for the xHC to perform.

These registers are pointed to by the Doorbell Offset Register (DBOFF) in the xHC Capability register space. The Doorbell Array base address shall be Dword aligned and is calculated by adding the value in the DBOFF register (MEM\_BASE+14h-17h) to "Base" (the base address of the xHCI Capability register address space).

All registers are 32 bits in length. Software should read and write these registers using only Dword accesses.

### 17.2.4.1 DOORBELL—Doorbell X Register

Offset: Doorbell 1: DBOFF + 00h-03h  
 Doorbell 2: DBOFF + 04h-07h  
 ....  
 Doorbell 32: DBOFF + 7Ch-7Fh

Attribute: R/W  
 Default Value: 00000000h Size: 32 bits  
 Power Well Core

**Note:** There are 32 contiguous DOORBELL registers.

**Note:** Reading this register will always show 00000000h.

Bit	Description
31:16	<b>DB Stream ID</b> — R/W. If the endpoint of a Device Context Doorbell defines Streams, then this field shall be used to identify which Stream of the endpoint the doorbell reference is targeting. System software is responsible for ensuring that the value written to this field is valid. If the endpoint does not define Streams (MaxPStreams = 0) and a non-'0' value is written to this field, the doorbell reference shall be ignored. This field only applies to Device Context Doorbells and shall be cleared to '0' for Host Controller Commands. This field returns '0' when read.
15:8	Reserved.
7:0	<b>DB Target</b> — R/W. This field defines the target of the doorbell reference. The table below defines the xHC notification that is generated by ringing the doorbell. Note that Doorbell Register 0 is dedicated to Command Ring and decodes this field differently than the other Doorbell Registers. Refer to the xHCI Specification for definitions of the values.

## §





# 18 Integrated Intel® High Definition Audio Controller Registers (D27:F0)

## 18.1 Intel® High Definition Audio Controller Registers (D27:F0)

The Intel® High Definition Audio controller resides in PCI Device 27, Function 0 on bus 0. This function contains a set of DMA engines that are used to move samples of digitally encoded data between system memory and external codecs.

**Note:** All registers in this function (including memory-mapped registers) are addressable in byte, word, and DWord quantities. The software must always make register accesses on natural boundaries (that is, DWord accesses must be on DWord boundaries; word accesses on word boundaries, and so on). Register access crossing the DWord boundary are ignored. In addition, the memory-mapped register space must not be accessed with the LOCK semantic exclusive-access mechanism. If software attempts exclusive-access mechanisms to the Intel® High Definition Audio memory-mapped space, the results are undefined.

**Note:** Users interested in providing feedback on the Intel® High Definition Audio specification or planning to implement the Intel® High Definition Audio specification into a future product will need to execute the *Intel® High Definition Audio Specification Developer's Agreement*. For more information, contact [nextgenaudio@intel.com](mailto:nextgenaudio@intel.com).

### 18.1.1 Intel® High Definition Audio PCI Configuration Space (Intel® High Definition Audio— D27:F0)

**Note:** Address locations that are not shown should be treated as Reserved.

**Table 18-1. Intel® High Definition Audio PCI Register Address Map (Intel® High Definition Audio D27:F0) (Sheet 1 of 3)**

Offset	Mnemonic	Register Name	Default	Attribute
00h-01h	VID	Vendor Identification	8086h	RO
02h-03h	DID	Device Identification	See register description	RO
04h-05h	PCICMD	PCI Command	0000h	R/W, RO
06h-07h	PCISTS	PCI Status	0010h	R/WC, RO
08h	RID	Revision Identification	See register description	RO
09h	PI	Programming Interface	00h	RO
0Ah	SCC	Sub Class Code	03h	RO
0Bh	BCC	Base Class Code	04h	RO
0Ch	CLS	Cache Line Size	00h	R/W
0Dh	LT	Latency Timer	00h	RO
0Eh	HEADTYP	Header Type	00h	RO



**Table 18-1. Intel® High Definition Audio PCI Register Address Map (Intel® High Definition Audio D27:F0) (Sheet 2 of 3)**

Offset	Mnemonic	Register Name	Default	Attribute
10h-13h	HDBARL	Intel® High Definition Audio Lower Base Address (Memory)	00000004h	R/W, RO
14h-17h	HDBARU	Intel® High Definition Audio Upper Base Address (Memory)	00000000h	R/W
2Ch-2Dh	SVID	Subsystem Vendor Identification	0000h	R/WO
2Eh-2Fh	SID	Subsystem Identification	0000h	R/WO
34h	CAPPTR	Capability List Pointer	50h	RO
3Ch	INTLN	Interrupt Line	00h	R/W
3Dh	INTPN	Interrupt Pin	See Register Description	RO
40h	HDCTL	Intel® High Definition Audio Control	01h	R/W, RO
43h	HDINIT1	Intel® High Definition Audio Initialization Register 1	07h	RO
4Ch		Reserve	00h	R/W, RO
4Dh		Reserve	80h	R/WO, RO
50h-51h	PID	PCI Power Management Capability ID	6001h	R/WO, RO
52h-53h	PC	Power Management Capabilities	C842h	RO
54h-57h	PCS	Power Management Control and Status	00000000h	R/W, RO, R/WC
60h-61h	MID	MSI Capability ID	7005h	RO
62h-63h	MMC	MSI Message Control	0080h	R/W, RO
64h-67h	MMLA	MSI Message Lower Address	00000000h	R/W, RO
68h-6Bh	MMUA	MSI Message Upper Address	00000000h	R/W
6Ch-6Dh	MMD	MSI Message Data	0000h	R/W
70h-71h	PXID	PCI Express* Capability Identifiers	0010h	RO
72h-73h	PXC	PCI Express Capabilities	0091h	RO
74h-77h	DEVCAP	Device Capabilities	10000000h	RO, R/WO
78h-79h	DEVC	Device Control	0800h	R/W, RO
7Ah-7Bh	DEVS	Device Status	0010h	RO
100h-103h	VCCAP	Virtual Channel Enhanced Capability Header	13010002h	R/WO
104h-107h	PVCCAP1	Port VC Capability Register 1	00000001h	RO
108h-10Bh	PVCCAP2	Port VC Capability Register 2	00000000h	RO
10Ch-10D	PVCCTL	Port VC Control	0000h	RO
10Eh-10Fh	PVCSTS	Port VC Status	0000h	RO
110h-113h	VC0CAP	VC0 Resource Capability	00000000h	RO
114h-117h	VC0CTL	VC0 Resource Control	800000FFh	R/W, RO
11Ah-11Bh	VC0STS	VC0 Resource Status	0000h	RO
11Ch-11Fh	VCiCAP	VCi Resource Capability	00000000h	RO
120h-123h	VCiCTL	VCi Resource Control	00000000h	R/W, RO
126h-127h	VCiSTS	VCi Resource Status	0000h	RO
130h-133h	RCCAP	Root Complex Link Declaration Enhanced Capability Header	00010005h	RO


**Table 18-1. Intel® High Definition Audio PCI Register Address Map (Intel® High Definition Audio D27:F0) (Sheet 3 of 3)**

Offset	Mnemonic	Register Name	Default	Attribute
134h–137h	ESD	Element Self Description	0F000100h	RO
140h–143h	L1DESC	Link 1 Description	00000001h	RO
148h–14Bh	L1ADDL	Link 1 Lower Address	See Register Description	RO
14Ch–14Fh	L1ADDU	Link 1 Upper Address	00000000h	RO

**18.1.1.1 VID—Vendor Identification Register (Intel® High Definition Audio Controller—D27:F0)**

Offset: 00h–01h Attribute: RO  
 Default Value: 8086h Size: 16 bits

Bit	Description
15:0	<b>Vendor ID</b> — RO. This is a 16-bit value assigned to Intel. Intel VID = 8086h

**18.1.1.2 DID—Device Identification Register (Intel® High Definition Audio Controller—D27:F0)**

Offset Address: 02h–03h Attribute: RO  
 Default Value: See bit description Size: 16 bits

Bit	Description
15:0	<b>Device ID</b> — RO. This is a 16-bit value assigned to the PCH's Intel® High Definition Audio controller. See <a href="#">Section 1.4</a> or the specification update for the value of the DID Register.

**18.1.1.3 PCICMD—PCI Command Register (Intel® High Definition Audio Controller—D27:F0)**

Offset Address: 04h–05h Attribute: R/W, RO  
 Default Value: 0000h Size: 16 bits

Bit	Description
15:11	Reserved
10	<b>Interrupt Disable (ID)</b> — R/W. 0= The INTx# signals may be asserted. 1= The Intel® High Definition Audio controller's INTx# signal will be de-asserted. <b>Note:</b> This bit does not affect the generation of MSIs.
9	<b>Fast Back to Back Enable (FBE)</b> — RO. Hardwired to 0.
8	<b>SERR# Enable (SERR_EN)</b> — R/W. SERR# is not generated by the PCH Intel® High Definition Audio Controller.
7	<b>Wait Cycle Control (WCC)</b> — RO. Hardwired to 0.
6	<b>Parity Error Response (PER)</b> — R/W. PER functionality not implemented.
5	<b>VGA Palette Snoop (VPS)</b> — RO. Hardwired to 0.
4	<b>Memory Write and Invalidate Enable (MWIE)</b> — RO. Hardwired to 0.
3	<b>Special Cycle Enable (SCE)</b> — RO. Hardwired to 0.



Bit	Description
2	<b>Bus Master Enable (BME)</b> — R/W. Controls standard PCI Express* bus mastering capabilities for Memory and I/O, reads and writes. Note that this bit also controls MSI generation since MSI's are essentially Memory writes. 0 = Disable 1 = Enable
1	<b>Memory Space Enable (MSE)</b> — R/W. Enables memory space addresses to the Intel® High Definition Audio controller. 0 = Disable 1 = Enable
0	<b>I/O Space Enable (IOSE)</b> — RO. Hardwired to 0 since the Intel® High Definition Audio controller does not implement I/O space.

#### 18.1.1.4 PCISTS—PCI Status Register (Intel® High Definition Audio Controller—D27:F0)

Offset Address: 06h–07h                      Attribute:              RO, R/WC  
Default Value: 0010h                      Size:                      16 bits

Bit	Description
15	<b>Detected Parity Error (DPE)</b> — RO. Hardwired to 0.
14	<b>SERR# Status (SERRS)</b> — RO. Hardwired to 0.
13	<b>Received Master Abort (RMA)</b> — R/WC. Software clears this bit by writing a 1 to it. 0 = No master abort received. 1 = The Intel® High Definition Audio controller sets this bit when, as a bus master, it receives a master abort. When set, the Intel® High Definition Audio controller clears the run bit for the channel that received the abort.
12	<b>Received Target Abort (RTA)</b> — RO. Hardwired to 0.
11	<b>Signaled Target Abort (STA)</b> — RO. Hardwired to 0.
10:9	<b>DEVSEL# Timing Status (DEV_STS)</b> — RO. Hardwired to 0.
8	<b>Data Parity Error Detected (DPED)</b> — RO. Hardwired to 0.
7	<b>Fast Back to Back Capable (FB2BC)</b> — RO. Hardwired to 0.
6	Reserved
5	<b>66 MHz Capable (66MHZ_CAP)</b> — RO. Hardwired to 0.
4	<b>Capabilities List (CAP_LIST)</b> — RO. Hardwired to 1. Indicates that the controller contains a capabilities pointer list. The first item is pointed to by looking at configuration offset 34h.
3	<b>Interrupt Status (IS)</b> — RO. 0 = This bit is 0 after the interrupt is cleared. 1 = This bit is 1 when the INTx# is asserted. Note that this bit is not set by an MSI.
2:0	Reserved

#### 18.1.1.5 RID—Revision Identification Register (Intel® High Definition Audio Controller—D27:F0)

Offset:                      08h                      Attribute:              RO  
Default Value:              See bit description              Size:                      8 Bits

Bit	Description
7:0	<b>Revision ID</b> — RO. See <a href="#">Section 1.4</a> or the specification update for the value of the RID Register.



**18.1.1.6 PI—Programming Interface Register (Intel® High Definition Audio Controller—D27:F0)**

Offset: 09h Attribute: RO  
 Default Value: 00h Size: 8 bits

Bit	Description
7:0	<b>Programming Interface</b> — RO.

**18.1.1.7 SCC—Sub Class Code Register (Intel® High Definition Audio Controller—D27:F0)**

Address Offset: 0Ah Attribute: RO  
 Default Value: 03h Size: 8 bits

Bit	Description
7:0	<b>Sub Class Code (SCC)</b> — RO. 03h = Audio Device

**18.1.1.8 BCC—Base Class Code Register (Intel® High Definition Audio Controller—D27:F0)**

Address Offset: 0Bh Attribute: RO  
 Default Value: 04h Size: 8 bits

Bit	Description
7:0	<b>Base Class Code (BCC)</b> — RO. 04h = Multimedia device

**18.1.1.9 CLS—Cache Line Size Register (Intel® High Definition Audio Controller—D27:F0)**

Address Offset: 0Ch Attribute: R/W  
 Default Value: 00h Size: 8 bits

Bit	Description
7:0	<b>Cache Line Size</b> — R/W. Implemented as R/W register, but has no functional impact to the PCH

**18.1.1.10 LT—Latency Timer Register (Intel® High Definition Audio Controller—D27:F0)**

Address Offset: 0Dh Attribute: RO  
 Default Value: 00h Size: 8 bits

Bit	Description
7:0	<b>Latency Timer</b> — RO. Hardwired to 00



**18.1.1.11 HEADTYP—Header Type Register (Intel® High Definition Audio Controller—D27:F0)**

Address Offset: 0Eh Attribute: RO  
 Default Value: 00h Size: 8 bits

Bit	Description
7:0	<b>Header Type</b> — RO. Hardwired to 00.

**18.1.1.12 HDBARL—Intel® High Definition Audio Lower Base Address Register (Intel® High Definition Audio—D27:F0)**

Address Offset: 10h–13h Attribute: R/W, RO  
 Default Value: 00000004h Size: 32 bits

Bit	Description
31:14	<b>Lower Base Address (LBA)</b> — R/W. Base address for the Intel® High Definition Audio controller’s memory mapped configuration registers. 16 Kbytes are requested by hardwiring bits 13:4 to 0s.
13:4	Reserved
3	<b>Prefetchable (PREF)</b> — RO. Hardwired to 0 to indicate that this BAR is NOT prefetchable
2:1	<b>Address Range (ADDRNG)</b> — RO. Hardwired to 10b, indicating that this BAR can be located anywhere in 64-bit address space.
0	<b>Space Type (SPTYP)</b> — RO. Hardwired to 0. Indicates this BAR is located in memory space.

**18.1.1.13 HDBARU—Intel® High Definition Audio Upper Base Address Register (Intel® High Definition Audio Controller—D27:F0)**

Address Offset: 14h–17h Attribute: R/W  
 Default Value: 00000000h Size: 32 bit

Bit	Description
31:0	<b>Upper Base Address (UBA)</b> — R/W. Upper 32 bits of the Base address for the Intel® High Definition Audio controller’s memory mapped configuration registers.

**18.1.1.14 SVID—Subsystem Vendor Identification Register (Intel® High Definition Audio Controller—D27:F0)**

Address Offset: 2Ch–2Dh Attribute: R/WO  
 Default Value: 0000h Size: 16 bits  
 Function Level Reset: No

The SVID register, in combination with the Subsystem ID register (D27:F0:2Eh), enable the operating environment to distinguish one audio subsystem from the other(s).

This register is implemented as write-once register. Once a value is written to it, the value can be read back. Any subsequent writes will have no effect.

This register is not affected by the D3<sub>HOT</sub> to D0 transition.

Bit	Description
15:0	<b>Subsystem Vendor ID</b> — R/WL. Locked when HDCTL.BCLD = 1.



### 18.1.1.15 SID—Subsystem Identification Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 2Eh–2Fh                      Attribute:            R/WO  
 Default Value: 0000h                      Size:                    16 bits  
 Function Level Reset: No

The SID register, in combination with the Subsystem Vendor ID register (D27:F0:2Ch) make it possible for the operating environment to distinguish one audio subsystem from the other(s).

This register is implemented as write-once register. Once a value is written to it, the value can be read back. Any subsequent writes will have no effect.

This register is not affected by the D3<sub>HOT</sub> to D0 transition.

Bit	Description
15:0	<b>Subsystem ID</b> — R/WL. Locked when HDCTL.BCLD = 1.

### 18.1.1.16 CAPPTR—Capabilities Pointer Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 34h                              Attribute:            RO  
 Default Value: 50h                              Size:                    8 bits

This register indicates the offset for the capability pointer.

Bit	Description
7:0	<b>Capabilities Pointer (CAP_PTR)</b> — RO. This field indicates that the first capability pointer offset is offset 50h (Power Management Capability).

### 18.1.1.17 INTLN—Interrupt Line Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 3Ch                              Attribute:            R/W  
 Default Value: 00h                              Size:                    8 bits  
 Function Level Reset: No

Bit	Description
7:0	<b>Interrupt Line (INT_LN)</b> — R/W. This data is not used by the PCH. It is used to communicate to software the interrupt line that the interrupt pin is connected to.

### 18.1.1.18 INTPN—Interrupt Pin Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 3Dh                              Attribute:            RO  
 Default Value: See Description              Size:                    8 bits

Bit	Description
7:4	Reserved
3:0	<b>Interrupt Pin (IP)</b> — RO. This reflects the value of D27IP.ZIP (Chipset Config Registers:Offset 3110h:bits 3:0).

**18.1.1.19 HDCTL—Intel® High Definition Audio Control Register (Intel® High Definition Audio Controller—D27:F0)**

Address Offset: 40h Attribute: R/WL, RO  
Default Value: 01h Size: 8 bits

Bit	Description
7:2	Reserved
1	<b>BIOS Configuration Lock Down Bit (BCLD)</b> — R/WL. This bit being set is an indication that BIOS configuration is done and HD-Audio Controller hardware can start operates using the defined configurations. Setting this bit also lock down the read only field that BIOS initialized
0	<b>Intel® High Definition Signal Mode</b> — RO. This bit is hardwired to 1 (High Definition Audio mode).

**18.1.1.20 HDINIT1—Intel® High Definition Audio Initialization Register 1 (Intel® High Definition Audio Controller—D27:F0)**

Address Offset: 43h Attribute: R/WL  
Default Value: 07h Size: 8 bits

Bit	Description
7:3	Reserved
2:0	<b>HDINIT1 Field 1</b> — R/WL. BIOS may write to this bit field.

**18.1.1.21 PID—PCI Power Management Capability ID Register (Intel® High Definition Audio Controller—D27:F0)**

Address Offset: 50h–51h Attribute: R/WL, RO  
Default Value: 6001h Size: 16 bits  
Function Level Reset: No (Bits 7:0 only)

Bit	Description
15:8	<b>Next Capability (Next)</b> — R/WL. Points to the next capability structure (MSI). Locked when HDCTL.BCLD = 1.
7:0	<b>Cap ID (CAP)</b> — RO. Hardwired to 01h. Indicates that this pointer is a PCI power management capability. These bits are not reset by Function Level Reset.

**18.1.1.22 PC—Power Management Capabilities Register (Intel® High Definition Audio Controller—D27:F0)**

Address Offset: 52h–53h Attribute: RO  
Default Value: C842h Size: 16 bits

Bit	Description
15:11	<b>PME Support</b> — RO. Hardwired to 11001b. Indicates PME# can be generated from D3 and D0 states.
10	<b>D2 Support</b> — RO. Hardwired to 0. Indicates that D2 state is not supported.
9	<b>D1 Support</b> —RO. Hardwired to 0. Indicates that D1 state is not supported.
8:6	<b>Aux Current</b> — RO. Hardwired to 001b. Reports 55 mA maximum suspend well current required when in the D3 <sub>COLD</sub> state.







### 18.1.1.24 MID—MSI Capability ID Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 60h–61h                      Attribute:              RO  
Default Value: 7005h                      Size:                      16 bits

Bit	Description
15:8	<b>Next Capability (Next)</b> — RO. Hardwired to 70h. Points to the PCI Express* capability structure.
7:0	<b>Cap ID (CAP)</b> — RO. Hardwired to 05h. Indicates that this pointer is a MSI capability.

### 18.1.1.25 MMC—MSI Message Control Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 62h–63h                      Attribute:              RO, R/W  
Default Value: 0080h                      Size:                      16 bits

Bit	Description
15:8	Reserved
7	<b>64b Address Capability (64ADD)</b> — RO. Hardwired to 1. Indicates the ability to generate a 64-bit message address.
6:4	<b>Multiple Message Enable (MME)</b> — RO. Normally this is a R/W register. However since only 1 message is supported, these bits are hardwired to 000 = 1 message.
3:1	<b>Multiple Message Capable (MMC)</b> — RO. Hardwired to 0 indicating request for 1 message.
0	<b>MSI Enable (ME)</b> — R/W. 0 = an MSI may not be generated 1 = an MSI will be generated instead of an INTx signal.

### 18.1.1.26 MMLA—MSI Message Lower Address Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 64h–67h                      Attribute:              RO, R/W  
Default Value: 00000000h                      Size:                      32 bits

Bit	Description
31:2	<b>Message Lower Address (MLA)</b> — R/W. Lower address used for MSI message.
1:0	Reserved

### 18.1.1.27 MMUA—MSI Message Upper Address Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 68h–6Bh                      Attribute:              R/W  
Default Value: 00000000h                      Size:                      32 bits

Bit	Description
31:0	<b>Message Upper Address (MUA)</b> — R/W. Upper 32-bits of address used for MSI message.



### 18.1.1.28 MMD—MSI Message Data Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 6Ch–6Dh Attribute: R/W  
Default Value: 0000h Size: 16 bits

Bit	Description
15:0	<b>Message Data (MD)</b> — R/W. Data used for MSI message.

### 18.1.1.29 PXID—PCI Express\* Capability ID Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 70h–71h Attribute: RO  
Default Value: 0010h Size: 16 bits

Bit	Description
15:8	<b>Next Capability (Next)</b> — RO. Hardwired to 0. Indicates that this is the last capability structure in the list.
7:0	<b>Cap ID (CAP)</b> — RO. Hardwired to 10h. Indicates that this pointer is a PCI Express* capability structure.

### 18.1.1.30 PXC—PCI Express\* Capabilities Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 72h–73h Attribute: RO  
Default Value: 0091h Size: 16 bits

Bit	Description
15:14	Reserved
13:9	<b>Interrupt Message Number (IMN)</b> — RO. Hardwired to 0.
8	<b>Slot Implemented (SI)</b> — RO. Hardwired to 0.
7:4	<b>Device/Port Type (DPT)</b> — RO. Hardwired to 1001b. Indicates that this is a Root Complex Integrated endpoint device.
3:0	<b>Capability Version (CV)</b> — RO. Hardwired to 0001b. Indicates version #1 PCI Express capability

### 18.1.1.31 DEVCAP—Device Capabilities Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 74h–77h Attribute: R/WL, RO  
Default Value: 10000000h Size: 32 bits  
Function Level Reset: No

Bit	Description
31:29	Reserved
28	<b>Function Level Reset (FLR)</b> — R/WL. A 1 indicates that the PCH HD Audio Controller supports the Function Level Reset Capability. Locked when HDCTL.BCLD = 1.
27:26	<b>Captured Slot Power Limit Scale (SPLS)</b> — RO. Hardwired to 0.
25:18	<b>Captured Slot Power Limit Value (SPLV)</b> — RO. Hardwired to 0.
17:15	Reserved




Bit	Description
14	<b>Power Indicator Present</b> — RO. Hardwired to 0.
13	<b>Attention Indicator Present</b> — RO. Hardwired to 0.
12	<b>Attention Button Present</b> — RO. Hardwired to 0.
11:9	<b>Endpoint L1 Acceptable Latency</b> — R/WL. BIOS must write to this bit field during boot. Locked when HDCTL.BCLD = 1.
8:6	<b>Endpoint L0s Acceptable Latency</b> — R/WL. BIOS must write to this bit field during boot. Locked when HDCTL.BCLD = 1.
5	<b>Extended Tag Field Support</b> — RO. Hardwired to 0. Indicates 5-bit tag field support
4:3	<b>Phantom Functions Supported</b> — RO. Hardwired to 0. Indicates that phantom functions not supported.
2:0	<b>Max Payload Size Supported</b> — RO. Hardwired to 0. Indicates 128-B maximum payload size capability.

### 18.1.1.32 DEVC—Device Control Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 78h–79h                      Attribute: R/W, RO  
 Default Value: 0800h                      Size: 16 bits  
 Function Level Reset: No (Bit 11 Only)

Bit	Description
15	<b>Initiate FLR (IF)</b> — R/W. This bit is used to initiate FLR transition. 1 = A write of 1 initiates FLR transition. Since hardware does not respond to any cycles until FLR completion, the read value by software from this bit is 0.
14:12	<b>Max Read Request Size</b> — RO. Hardwired to 0 enabling 128B maximum read request size.
11	<b>No Snoop Enable (NSNPEN)</b> — R/W. 0 = The Intel® High Definition Audio controller will not set the No Snoop bit. In this case, isochronous transfers will not use VC1 (VCi) even if it is enabled since VC1 is never snooped. Isochronous transfers will use VC0. 1 = The Intel® High Definition Audio controller is permitted to set the No Snoop bit in the Requester Attributes of a bus master transaction. In this case, VC0 or VC1 may be used for isochronous transfers.  <b>Note:</b> This bit is not reset on D3 <sub>HOT</sub> to D0 transition; however, it is reset by PLTRST#. This bit is not reset by Function Level Reset.
10	<b>Auxiliary Power Enable</b> — RO. Hardwired to 0, indicating that Intel® High Definition Audio device does not draw AUX power
9	<b>Phantom Function Enable</b> — RO. Hardwired to 0 disabling phantom functions.
8	<b>Extended Tag Field Enable</b> — RO. Hardwired to 0 enabling 5-bit tag.
7:5	<b>Max Payload Size</b> — RO. Hardwired to 0 indicating 128B.
4	<b>Enable Relaxed Ordering</b> — RO. Hardwired to 0 disabling relaxed ordering.
3	<b>Unsupported Request Reporting Enable</b> — R/W. Not implemented.
2	<b>Fatal Error Reporting Enable</b> — R/W. Not implemented.
1	<b>Non-Fatal Error Reporting Enable</b> — R/W. Not implemented.
0	<b>Correctable Error Reporting Enable</b> — R/W. Not implemented.



### 18.1.1.33 DEVS—Device Status Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 7Ah–7Bh Attribute: RO  
Default Value: 0010h Size: 16 bits

Bit	Description
15:6	Reserved
5	<b>Transactions Pending</b> — RO. 0 = Indicates that completions for all non-posted requests have been received 1 = Indicates that Intel® High Definition Audio controller has issued non-posted requests which have not been completed.
4	<b>AUX Power Detected</b> — RO. Hardwired to 1 indicating the device is connected to resume power
3	<b>Unsupported Request Detected</b> — RO. Not implemented. Hardwired to 0.
2	<b>Fatal Error Detected</b> — RO. Not implemented. Hardwired to 0.
1	<b>Non-Fatal Error Detected</b> — RO. Not implemented. Hardwired to 0.
0	<b>Correctable Error Detected</b> — RO. Not implemented. Hardwired to 0.

### 18.1.1.34 VCCAP—Virtual Channel Enhanced Capability Header (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 100h–103h Attribute: R/WL  
Default Value: 13010002h Size: 32 bits

Bit	Description
31:20	<b>Next Capability Offset</b> — R/WL. Points to the next capability header. 130h = Root Complex Link Declaration Enhanced Capability Header 000h = Root Complex Link Declaration Enhanced Capability Header is not supported. Locked when HDCTL.BCLD = 1.
19:16	<b>Capability Version</b> — R/WL. 0h =PCI Express Virtual channel capability and the Root Complex Topology Capability structure are not supported. 1h =PCI Express Virtual channel capability and the Root Complex Topology Capability structure are supported. Locked when HDCTL.BCLD = 1.
15:0	<b>PCI Express* Extended Capability</b> — R/WL. 0000h =PCI Express Virtual channel capability and the Root Complex Topology Capability structure are not supported. 0002h =PCI Express Virtual channel capability and the Root Complex Topology Capability structure are supported. Locked when HDCTL.BCLD = 1.

### 18.1.1.35 PVCCAP1—Port VC Capability Register 1 (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 104h–107h Attribute: RO  
Default Value: 00000001h Size: 32 bits

Bit	Description
31:12	Reserved
11:10	<b>Port Arbitration Table Entry Size</b> — RO. Hardwired to 0 since this is an endpoint device.
9:8	<b>Reference Clock</b> — RO. Hardwired to 0 since this is an endpoint device.
7	Reserved



Bit	Description
6:4	<b>Low Priority Extended VC Count</b> — RO. Hardwired to 0. Indicates that only VC0 belongs to the low priority VC group.
3	Reserved
2:0	<b>Extended VC Count</b> — RO. Hardwired to 001b. Indicates that 1 extended VC (in addition to VC0) is supported by the Intel® High Definition Audio controller.

### 18.1.1.36 PVCCAP2 — Port VC Capability Register 2 (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 108h–10Bh                      Attribute: RO  
 Default Value: 00000000h                      Size: 32 bits

Bit	Description
31:24	<b>VC Arbitration Table Offset</b> — RO. Hardwired to 0 indicating that a VC arbitration table is not present.
23:8	Reserved
7:0	<b>VC Arbitration Capability</b> — RO. Hardwired to 0. These bits are not applicable since the Intel® High Definition Audio controller reports a 0 in the Low Priority Extended VC Count bits in the PVCCAP1 register.

### 18.1.1.37 PVCCTL — Port VC Control Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 10Ch–10Dh                      Attribute: RO  
 Default Value: 0000h                              Size: 16 bits

Bit	Description
15:4	Reserved
3:1	<b>VC Arbitration Select</b> — RO. Hardwired to 0. Normally these bits are R/W. However, these bits are not applicable since the Intel® High Definition Audio controller reports a 0 in the Low Priority Extended VC Count bits in the PVCCAP1 register.
0	<b>Load VC Arbitration Table</b> — RO. Hardwired to 0 since an arbitration table is not present.

### 18.1.2 PVCSTS—Port VC Status Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 10Eh–10Fh                      Attribute: RO  
 Default Value: 0000h                              Size: 16 bits

Bit	Description
15:1	Reserved
0	<b>VC Arbitration Table Status</b> — RO. Hardwired to 0 since an arbitration table is not present.



### 18.1.2.1 VC0CAP—VC0 Resource Capability Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 110h–113h                      Attribute: RO  
 Default Value: 00000000h                      Size: 32 bits

Bit	Description
31:24	<b>Port Arbitration Table Offset</b> — RO. Hardwired to 0 since this field is not valid for endpoint devices
23	Reserved
22:16	<b>Maximum Time Slots</b> — RO. Hardwired to 0 since this field is not valid for endpoint devices.
15	<b>Reject Snoop Transactions</b> — RO. Hardwired to 0 since this field is not valid for endpoint devices.
14	<b>Advanced Packet Switching</b> — RO. Hardwired to 0 since this field is not valid for endpoint devices.
13:8	Reserved
7:0	<b>Port Arbitration Capability</b> — RO. Hardwired to 0 since this field is not valid for endpoint devices.

### 18.1.2.2 VC0CTL—VC0 Resource Control Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 114h–117h                      Attribute: R/W, RO  
 Default Value: 800000FFh                      Size: 32 bits  
 Function Level Reset: No

Bit	Description
31	<b>VC0 Enable</b> — RO. Hardwired to 1 for VC0.
30:27	Reserved
26:24	<b>VC0 ID</b> — RO. Hardwired to 0 since the first VC is always assigned as VC0.
23:20	Reserved
19:17	<b>Port Arbitration Select</b> — RO. Hardwired to 0 since this field is not valid for endpoint devices.
16	<b>Load Port Arbitration Table</b> — RO. Hardwired to 0 since this field is not valid for endpoint devices.
15:8	Reserved
7:0	<b>TC/VC0 Map</b> — R/W, RO. Bit 0 is hardwired to 1 since TC0 is always mapped VC0. Bits [7:1] are implemented as R/W bits.

### 18.1.2.3 VC0STS—VC0 Resource Status Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 11Ah–11Bh                      Attribute: RO  
 Default Value: 0000h                              Size: 16 bits

Bit	Description
15:2	Reserved
1	<b>VC0 Negotiation Pending</b> — RO. Hardwired to 0 since this bit does not apply to the integrated Intel® High Definition Audio device.
0	<b>Port Arbitration Table Status</b> — RO. Hardwired to 0 since this field is not valid for endpoint devices.



#### 18.1.2.4 VCiCAP—VCi Resource Capability Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 11Ch–11Fh                      Attribute:                      RO  
Default Value: 00000000h                      Size:                              32 bits

Bit	Description
31:24	<b>Port Arbitration Table Offset</b> — RO. Hardwired to 0 since this field is not valid for endpoint devices.
23	Reserved
22:16	<b>Maximum Time Slots</b> — RO. Hardwired to 0 since this field is not valid for endpoint devices.
15	<b>Reject Snoop Transactions</b> — RO. Hardwired to 0 since this field is not valid for endpoint devices.
14	<b>Advanced Packet Switching</b> — RO. Hardwired to 0 since this field is not valid for endpoint devices.
13:8	Reserved
7:0	<b>Port Arbitration Capability</b> — RO. Hardwired to 0 since this field is not valid for endpoint devices.

#### 18.1.2.5 VCiCTL—VCi Resource Control Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 120h–123h                      Attribute:                      R/W, RO  
Default Value: 00000000h                      Size:                              32 bits  
Function Level Reset: No

Bit	Description
31	<b>VCi Enable</b> — R/W. 0 = VCi is disabled 1 = VCi is enabled <b>Note:</b> This bit is not reset on D3 <sub>HOT</sub> to D0 transition; however, it is reset by PLTRST#.
30:27	Reserved
26:24	<b>VCi ID</b> — R/W. This field assigns a VC ID to the VCi resource. This field is not used by the PCH hardware, but it is R/W to avoid confusing software.
23:20	Reserved
19:17	<b>Port Arbitration Select</b> — RO. Hardwired to 0 since this field is not valid for endpoint devices.
16	<b>Load Port Arbitration Table</b> — RO. Hardwired to 0 since this field is not valid for endpoint devices.
15:8	Reserved
7:0	<b>TC/VCi Map</b> — R/W, RO. This field indicates the TCs that are mapped to the VCi resource. Bit 0 is hardwired to 0 indicating that it cannot be mapped to VCi. Bits [7:1] are implemented as R/W bits. This field is not used by the PCH hardware, but it is R/W to avoid confusing software.

#### 18.1.2.6 VCiSTS—VCi Resource Status Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 126h–127h                      Attribute:                      RO  
Default Value: 0000h                              Size:                              16 bits

Bit	Description
15:2	Reserved
1	<b>VCi Negotiation Pending</b> — RO. Does not apply. Hardwired to 0.
0	<b>Port Arbitration Table Status</b> — RO. Hardwired to 0 since this field is not valid for endpoint devices.





### 18.1.2.7 RCCAP—Root Complex Link Declaration Enhanced Capability Header Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 130h–133h                      Attribute: RO  
 Default Value: 00010005h                      Size: 32 bits

Bit	Description
31:20	<b>Next Capability Offset</b> — RO. Hardwired to 0 indicating this is the last capability.
19:16	<b>Capability Version</b> — RO. Hardwired to 1h.
15:0	<b>PCI Express* Extended Capability ID</b> — RO. Hardwired to 0005h.

### 18.1.2.8 ESD—Element Self Description Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 134h–137h                      Attribute: RO, R/WL  
 Default Value: 0F000100h                      Size: 32 bits

Bit	Description
31:24	<b>Port Number</b> — RO. Hardwired to 0Fh indicating that the Intel® High Definition Audio controller is assigned as Port #15d.
23:16	<b>Component ID</b> — R/WL. This field returns the value of the ESD.CID field of the chip configuration section. ESD.CID is programmed by BIOS. Locked when HDCTL.BCLD = 1.
15:8	<b>Number of Link Entries</b> — RO. The Intel® High Definition Audio only connects to one device, the PCH egress port. Therefore, this field reports a value of 1h.
7:4	Reserved
3:0	<b>Element Type (ELTYP)</b> — RO. The Intel® High Definition Audio controller is an integrated Root Complex Device. Therefore, the field reports a value of 0h.

### 18.1.2.9 L1DESC—Link 1 Description Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 140h–143h                      Attribute: RO  
 Default Value: 00000001h                      Size: 32 bits

Bit	Description
31:24	<b>Target Port Number</b> — RO. The Intel® High Definition Audio controller targets the PCH's Port 0.
23:16	<b>Target Component ID</b> — RO. This field returns the value of the ESD.CID field of the chip configuration section. ESD.CID is programmed by BIOS.
15:2	Reserved
1	<b>Link Type</b> — RO. Hardwired to 0 indicating Type 0.
0	<b>Link Valid</b> — RO. Hardwired to 1.



### 18.1.2.10 L1ADDL—Link 1 Lower Address Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 148h–14Bh                      Attribute: RO  
 Default Value: See Register Description      Size: 32 bits

Bit	Description
31:14	<b>Link 1 Lower Address</b> — RO. Hardwired to match the RCBA register value in the PCI-LPC bridge (D31:F0:F0h).
13:0	Reserved

### 18.1.2.11 L1ADDU—Link 1 Upper Address Register (Intel® High Definition Audio Controller—D27:F0)

Address Offset: 14Ch–14Fh                      Attribute: RO  
 Default Value: 00000000h                      Size: 32 bits

Bit	Description
31:0	<b>Link 1 Upper Address</b> — RO. Hardwired to 00000000h.

## 18.1.3 Intel® High Definition Audio Memory Mapped Configuration Registers (Intel® High Definition Audio D27:F0)

The base memory location for these memory mapped configuration registers is specified in the HDBAR register (D27:F0:offset 10h and D27:F0:offset 14h). The individual registers are then accessible at HDBAR + Offset as indicated in Table 18-2.

These memory mapped registers must be accessed in byte, word, or DWord quantities.

**Note:** Address locations that are not shown should be treated as Reserved.

**Table 18-2. Intel® High Definition Audio Memory Mapped Configuration Registers Address Map (Intel® High Definition Audio D27:F0) (Sheet 1 of 4)**

HDBAR + Offset	Mnemonic	Register Name	Default	Attribute
00h–01h	GCAP	Global Capabilities	4401h	RO, R/WO
02h	VMIN	Minor Version	00h	RO
03h	VMAJ	Major Version	01h	RO
04h–05h	OUTPAY	Output Payload Capability	003Ch	RO
06h–07h	INPAY	Input Payload Capability	001Dh	RO
08h–0Bh	GCTL	Global Control	00000000h	R/W
0Ch–0Dh	WAKEEN	Wake Enable	0000h	R/W
0Eh–0Fh	STATESTS	State Change Status	0000h	R/WC
10h–11h	GSTS	Global Status	0000h	R/WC
12h–13h	GCAP2	Global Capabilities 2	0001h	R/WL
18h–19h	OUTSTRMPAY	Output Stream Payload Capability	0030h	RO
1Ah–1Bh	INSTRMPAY	Input Stream Payload Capability	0018h	RO
1Ch–1Fh	—	Reserved	00000000h	RO


**Table 18-2. Intel® High Definition Audio Memory Mapped Configuration Registers Address Map (Intel® High Definition Audio D27:F0) (Sheet 2 of 4)**

HDBAR + Offset	Mnemonic	Register Name	Default	Attribute
20h–23h	INTCTL	Interrupt Control	00000000h	R/W
24h–27h	INTSTS	Interrupt Status	00000000h	RO
30h–33h	WALCLK	Wall Clock Counter	00000000h	RO
38h–3Bh	SSYNC	Stream Synchronization	00000000h	R/W
40h–43h	CORB LBASE	CORB Lower Base Address	00000000h	R/W, RO
44h–47h	CORBUBASE	CORB Upper Base Address	00000000h	R/W
48h–49h	CORBWP	CORB Write Pointer	0000h	R/W
4Ah–4Bh	CORB RP	CORB Read Pointer	0000h	R/W, RO
4Ch	CORBCTL	CORB Control	00h	R/W
4Dh	CORBST	CORB Status	00h	R/WC
4Eh	CORB SIZE	CORB Size	42h	RO
50h–53h	RIRBLBASE	RIRB Lower Base Address	00000000h	R/W, RO
54h–57h	RIRBUBASE	RIRB Upper Base Address	00000000h	R/W
58h–59h	RIRBWP	RIRB Write Pointer	0000h	R/W, RO
5Ah–5Bh	RINTCNT	Response Interrupt Count	0000h	R/W
5Ch	RIRBCTL	RIRB Control	00h	R/W
5Dh	RIRBSTS	RIRB Status	00h	R/WC
5Eh	RIRB SIZE	RIRB Size	42h	RO
60h–63h	IC	Immediate Command	00000000h	R/W
64h–67h	IR	Immediate Response	00000000h	RO
68h–69h	ICS	Immediate Command Status	0000h	R/W, R/WC
70h–73h	DPLBASE	DMA Position Lower Base Address	00000000h	R/W, RO
74h–77h	DPUBASE	DMA Position Upper Base Address	00000000h	R/W
80h–82h	ISD0CTL	Input Stream Descriptor Control	040000h	R/W, RO
83h	ISD0STS	ISD0 Status	00h	R/WC, RO
84h–87h	ISD0LPIB	ISD0 Link Position in Buffer	00000000h	RO
88h–8Bh	ISD0CBL	ISD0 Cyclic Buffer Length	00000000h	R/W
8Ch–8Dh	ISD0LVI	ISD0 Last Valid Index	0000h	R/W
8Eh–8F	ISD0FIFOW	ISD0 FIFO Watermark	0004h	R/W
90h–91h	ISD0FIFOS	ISD0 FIFO Size	0000h	R/W
92h–93h	ISD0FMT	ISD0 Format	0000h	R/W
98h–9Bh	ISD0BDPL	ISD0 Buffer Descriptor List Pointer –Lower Base Address	00000000h	R/W, RO
9Ch–9Fh	ISD0BDPU	ISD0 Buffer Description List Pointer –Upper Base Address	00000000h	R/W
A0h–A2h	ISD1CTL	Input Stream Descriptor 1(ISD1) Control	040000h	R/W, RO
A3h	ISD1STS	ISD1 Status	00h	R/WC, RO
A4h–A7h	ISD1LPIB	ISD1 Link Position in Buffer	00000000h	RO
A8h–ABh	ISD1CBL	ISD1 Cyclic Buffer Length	00000000h	R/W
ACH–ADh	ISD1LVI	ISD1 Last Valid Index	0000h	R/W



**Table 18-2. Intel® High Definition Audio Memory Mapped Configuration Registers Address Map (Intel® High Definition Audio D27:F0) (Sheet 3 of 4)**

HDBAR + Offset	Mnemonic	Register Name	Default	Attribute
AEh-AFh	ISD1FIFOW	ISD1 FIFO Watermark	0004h	R/W
B0h-B1h	ISD1FIFOS	ISD1 FIFO Size	0000h	R/W
B2h-B3h	ISD1FMT	ISD1 Format	0000h	R/W
B8h-BBh	ISD1BDPL	ISD1 Buffer Descriptor List Pointer –Lower Base Address	00000000h	R/W, RO
BCh-BFh	ISD1BDPU	ISD1 Buffer Description List Pointer –Upper Base Address	00000000h	R/W
C0h-C2h	ISD2CTL	Input Stream Descriptor 2 (ISD2) Control	040000h	R/W, RO
C3h	ISD2STS	ISD2 Status	00h	R/WC, RO
C4h-C7h	ISD2LPB	ISD2 Link Position in Buffer	00000000h	RO
C8h-CBh	ISD2CBL	ISD2 Cyclic Buffer Length	00000000h	R/W
CCh-CDh	ISD2LVI	ISD2 Last Valid Index	0000h	R/W
CEh-CFh	ISD1FIFOW	ISD1 FIFO Watermark	0004h	R/W
D0h-D1h	ISD2FIFOS	ISD2 FIFO Size	0000h	R/W
D2h-D3h	ISD2FMT	ISD2 Format	0000h	R/W
D8h-DBh	ISD2BDPL	ISD2 Buffer Descriptor List Pointer –Lower Base Address	00000000h	R/W, RO
DCh-DFh	ISD2BDPU	ISD2 Buffer Description List Pointer –Upper Base Address	00000000h	R/W
E0h-E2h	ISD3CTL	Input Stream Descriptor 3 (ISD3) Control	040000h	R/W, RO
E3h	ISD3STS	ISD3 Status	00h	R/WC, RO
E4h-E7h	ISD3LPB	ISD3 Link Position in Buffer	00000000h	RO
E8h-EBh	ISD3CBL	ISD3 Cyclic Buffer Length	00000000h	R/W
ECh-EDh	ISD3LVI	ISD3 Last Valid Index	0000h	R/W
EEh-EFh	ISD3FIFOW	ISD3 FIFO Watermark	0004h	R/W
F0h-F1h	ISD3FIFOS	ISD3 FIFO Size	0000h	R/W
F2h-F3h	ISD3FMT	ISD3 Format	0000h	R/W
F8h-FBh	ISD3BDPL	ISD3 Buffer Descriptor List Pointer –Lower Base Address	00000000h	R/W, RO
FCh-FFh	ISD3BDPU	ISD3 Buffer Description List Pointer –Upper Base Address	00000000h	R/W
100h-102h	OSD0CTL	Output Stream Descriptor 0 (OSD0) Control	040000h	R/W, RO
103h	OSD0STS	OSD0 Status	00h	R/WC, RO
104h-107h	OSD0LPB	OSD0 Link Position in Buffer	00000000h	RO
108h-10Bh	OSD0CBL	OSD0 Cyclic Buffer Length	00000000h	R/W
10Ch-10Dh	OSD0LVI	OSD0 Last Valid Index	0000h	R/W
10Eh-10Fh	OSD0FIFOW	OSD0 FIFO Watermark	0004h	R/W
110h-111h	OSD0FIFOS	OSD0 FIFO Size	0000h	R/W
112-113h	OSD0FMT	OSD0 Format	0000h	R/W
118h-11Bh	OSD0BDPL	OSD0 Buffer Descriptor List Pointer –Lower Base Address	00000000h	R/W, RO
11Ch-11Fh	OSD0BDPU	OSD0 Buffer Description List Pointer –Upper Base Address	00000000h	R/W


**Table 18-2. Intel® High Definition Audio Memory Mapped Configuration Registers Address Map (Intel® High Definition Audio D27:F0) (Sheet 4 of 4)**

HDBAR + Offset	Mnemonic	Register Name	Default	Attribute
120h–122h	OSD1CTL	Output Stream Descriptor 1 (OSD1) Control	040000h	R/W, RO
123h	OSD1STS	OSD1 Status	00h	R/WC, RO
124h–127h	OSD1LPB	OSD1 Link Position in Buffer	00000000h	RO
128h–12Bh	OSD1CBL	OSD1 Cyclic Buffer Length	00000000h	R/W
12Ch–12Dh	OSD1LVI	OSD1 Last Valid Index	0000h	R/W
12Eh–12Fh	OSD1FIFOW	OSD1 FIFO Watermark	0004h	R/W
130h–131h	OSD1FIFOS	OSD1 FIFO Size	0000h	R/W
132h–133h	OSD1FMT	OSD1 Format	0000h	R/W
138h–13Bh	OSD1BDPL	OSD1 Buffer Descriptor List Pointer –Lower Base Address	00000000h	R/W, RO
13Ch–13Fh	OSD1BDPU	OSD1 Buffer Description List Pointer –Upper Base Address	00000000h	R/W
140h–142h	OSD2CTL	Output Stream Descriptor 2 (OSD2) Control	040000h	R/W, RO
143h	OSD2STS	OSD2 Status	00h	R/WC, RO
144h–147h	OSD2LPB	OSD2 Link Position in Buffer	00000000h	RO
148h–14Bh	OSD2CBL	OSD2 Cyclic Buffer Length	00000000h	R/W
14Ch–14Dh	OSD2LVI	OSD2 Last Valid Index	0000h	R/W
14Eh–14Fh	OSD2FIFOW	OSD2 FIFO Watermark	0004h	R/W
150h–151h	OSD2FIFOS	OSD2 FIFO Size	0000h	R/W
152h–153h	OSD2FMT	OSD2 Format	0000h	R/W
158h–15Bh	OSD2BDPL	OSD2 Buffer Descriptor List Pointer –Lower Base Address	00000000h	R/W, RO
15Ch–15Fh	OSD2BDPU	OSD2 Buffer Description List Pointer –Upper Base Address	00000000h	R/W
160h–162h	OSD3CTL	Output Stream Descriptor 3 (OSD3) Control	040000h	R/W, RO
163h	OSD3STS	OSD3 Status	00h	R/WC, RO
164h–167h	OSD3LPB	OSD3 Link Position in Buffer	00000000h	RO
168h–16Bh	OSD3CBL	OSD3 Cyclic Buffer Length	00000000h	R/W
16Ch–16Dh	OSD3LVI	OSD3 Last Valid Index	0000h	R/W
16Eh–16Fh	OSD3FIFOW	OSD3 FIFO Watermark	0004h	R/W
170h–171h	OSD3FIFOS	OSD3 FIFO Size	0000h	R/W
172h–173h	OSD3FMT	OSD3 Format	0000h	R/W
178h–17Bh	OSD3BDPL	OSD3 Buffer Descriptor List Pointer –Lower Base Address	00000000h	R/W, RO
17Ch–17Fh	OSD3BDPU	OSD3 Buffer Description List Pointer –Upper Base Address	00000000h	R/W



### 18.1.3.1 GCAP—Global Capabilities Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 00h                      Attribute:                      RO, R/WL  
 Default Value: 4401h                                  Size:                                  16 bits

Bit	Description
15:12	<b>Number of Output Stream Supported</b> — R/WL. 0100b indicates that the PCH's Intel® High Definition Audio controller supports 4 output streams. Locked when HDCTL.BCLD = 1.
11:8	<b>Number of Input Stream Supported</b> — R/WL. 0100b indicates that the PCH's Intel® High Definition Audio controller supports 4 input streams. Locked when HDCTL.BCLD = 1.
7:3	<b>Number of Bidirectional Stream Supported</b> — RO. Hardwired to 0 indicating that the PCH's Intel® High Definition Audio controller supports 0 bidirectional stream.
2:1	<b>Number of Serial Data Out Signals</b> — RO. Hardwired to 0 indicating that the PCH's Intel® High Definition Audio controller supports 1 serial data output signal.
0	<b>64-bit Address Supported</b> — R/WL. 1b indicates that the PCH's Intel® High Definition Audio controller supports 64-bit addressing for BDL addresses, data buffer addressees, and command buffer addresses. Locked when HDCTL.BCLD = 1.

### 18.1.3.2 VMIN—Minor Version Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 02h                      Attribute:                      RO  
 Default Value: 00h                                      Size:                                      8 bits

Bit	Description
7:0	<b>Minor Version</b> — RO. Hardwired to 0 indicating that the PCH supports minor revision number 00h of the Intel® High Definition Audio specification.

### 18.1.3.3 VMAJ—Major Version Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 03h                      Attribute:                      RO  
 Default Value: 01h                                      Size:                                      8 bits

Bit	Description
7:0	<b>Major Version</b> — RO. Hardwired to 01h indicating that the PCH supports major revision number 1 of the Intel® High Definition Audio specification.



**18.1.3.4 OUTPAY—Output Payload Capability Register (Intel® High Definition Audio Controller—D27:F0)**

Memory Address: HDBAR + 04h                      Attribute:                      RO  
 Default Value: 003Ch                              Size:                              16 bits

Bit	Description
15:7	Reserved
6:0	<p><b>Output Payload Capability</b> — RO. Hardwired to 3Ch indicating 60 word payload. This field indicates the total output payload available on the link. This does not include bandwidth used for command and control. This measurement is in 16-bit word quantities per 48 MHz frame. The default link clock of 24.000 MHz (the data is double pumped) provides 1000 bits per frame, or 62.5 words in total. 40 bits are used for command and control, leaving 60 words available for data payload.</p> <p>00h = 0 word                      01h = 1 word payload.                      .....                      FFh = 256 word payload.</p>

**18.1.3.5 INPAY—Input Payload Capability Register (Intel® High Definition Audio Controller—D27:F0)**

Memory Address: HDBAR + 06h                      Attribute:                      RO  
 Default Value: 001Dh                              Size:                              16 bits

Bit	Description
15:7	Reserved
6:0	<p><b>Input Payload Capability</b> — RO. Hardwired to 1Dh indicating 29 word payload. This field indicates the total output payload available on the link. This does not include bandwidth used for response. This measurement is in 16-bit word quantities per 48 MHz frame. The default link clock of 24.000 MHz provides 500 bits per frame, or 31.25 words in total. 36 bits are used for response, leaving 29 words available for data payload.</p> <p>00h = 0 word                      01h = 1 word payload.                      .....                      FFh = 256 word payload.</p>

**18.1.3.6 GCTL—Global Control Register (Intel® High Definition Audio Controller—D27:F0)**

Memory Address: HDBAR + 08h                      Attribute:                      R/W  
 Default Value: 00000000h                      Size:                              32 bits

Bit	Description
31:9	Reserved
8	<p><b>Accept Unsolicited Response Enable</b> — R/W.                      0 = Unsolicited responses from the codecs are not accepted.                      1 = Unsolicited response from the codecs are accepted by the controller and placed into the Response Input Ring Buffer.</p>
7:2	Reserved



Bit	Description
1	<p><b>Flush Control</b> — R/W. Writing a 1 to this bit initiates a flush. When the flush completion is received by the controller, hardware sets the Flush Status bit and clears this Flush Control bit. Before a flush cycle is initiated, the DMA Position Buffer must be programmed with a valid memory address by software, but the DMA Position Buffer bit 0 needs not be set to enable the position reporting mechanism. Also, all streams must be stopped (the associated RUN bit must be 0). When the flush is initiated, the controller will flush the pipelines to memory to ensure that the hardware is ready to transition to a D3 state. Setting this bit is not a critical step in the power state transition if the content of the FIFOs is not critical.</p>
0	<p><b>Controller Reset #</b> — R/W.</p> <p>0 = Writing a 0 causes the Intel® High Definition Audio controller to be reset. All state machines, FIFOs, and non-resume well memory mapped configuration registers (not PCI configuration registers) in the controller will be reset. The Intel® High Definition Audio link RESET# signal will be asserted, and all other link signals will be driven to their default values. After the hardware has completed sequencing into the reset state, it will report a 0 in this bit. Software must read a 0 from this bit to verify the controller is in reset.</p> <p>1 = Writing a 1 causes the controller to exit its reset state and de-assert the Intel® High Definition Audio link RESET# signal. Software is responsible for setting/clearing this bit such that the minimum Intel® High Definition Audio link RESET# signal assertion pulse width specification is met. When the controller hardware is ready to begin operation, it will report a 1 in this bit. Software must read a 1 from this bit before accessing any controller registers. This bit defaults to a 0 after Hardware reset, therefore, software needs to write a 1 to this bit to begin operation.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>1. The CORB/RIRB RUN bits and all stream RUN bits must be verified cleared to 0 before writing a 0 to this bit in order to assure a clean re-start.</li> <li>2. When setting or clearing this bit, software must ensure that minimum link timing requirements (minimum RESET# assertion time, etc.) are met.</li> <li>3. When this bit is 0 indicating that the controller is in reset, writes to all Intel High Definition Audio memory mapped registers are ignored as if the device is not present. The only exception is this register itself. The Global Control register is write-able as a DWord, Word, or Byte even when CRST# (this bit) is 0 if the byte enable for the byte containing the CRST# bit (Byte Enable 0) is active. If Byte Enable 0 is not active, writes to the Global Control register will be ignored when CRST# is 0. When CRST# is 0, reads to Intel High Definition Audio memory mapped registers will return their default value except for registers that are not reset with PLTRST# or on a D3<sub>HOT</sub> to D0 transition.</li> </ol>

**18.1.3.7 WAKEEN—Wake Enable Register (Intel® High Definition Audio Controller—D27:F0)**

Memory Address: HDBAR + 0Ch                      Attribute:                      R/W  
 Default Value: 0000h                              Size:                              16 bits  
 Function Level Reset: No

Bit	Description
15:4	Reserved
3:0	<p><b>SDIN Wake Enable Flags</b> — R/W. These bits control which SDI signal(s) may generate a wake event. A 1b in the bit mask indicates that the associated SDIN signal is enabled to generate a wake. Bit 0 is used for SDI[0]          Bit 1 is used for SDI[1]          Bit 2 is used for SDI[2]          Bit 3 is used for SDI[3]</p> <p><b>Note:</b> These bits are in the resume well and only cleared on a power on reset. Software must not make assumptions about the reset state of these bits and must set them appropriately.</p>





**18.1.3.8 STATESTS—State Change Status Register (Intel® High Definition Audio Controller—D27:F0)**

Memory Address: HDBAR + 0Eh                      Attribute:                      R/WC  
 Default Value: 0000h                              Size:                              16 bits  
 Function Level Reset: No

Bit	Description
15:4	Reserved
3:0	<b>SDIN State Change Status Flags</b> — R/WC. Flag bits that indicate which SDI signal(s) received a state change event. The bits are cleared by writing 1s to them. Bit 0 = SDI[0] Bit 1 = SDI[1] Bit 2 = SDI[2] Bit 3 = SDI[3] These bits are in the resume well and only cleared on a power on reset. Software must not make assumptions about the reset state of these bits and must set them appropriately.

**18.1.3.9 GSTS—Global Status Register (Intel® High Definition Audio Controller—D27:F0)**

Memory Address: HDBAR + 10h                      Attribute:                      R/WC  
 Default Value: 0000h                              Size:                              16 bits

Bit	Description
15:2	Reserved
1	<b>Flush Status</b> — R/WC. This bit is set to 1 by hardware to indicate that the flush cycle initiated when the Flush Control bit (HDBAR + 08h, bit 1) was set has completed. Software must write a 1 to clear this bit before the next time the Flush Control bit is set to clear the bit.
0	Reserved

**18.1.3.10 GCAP2 Global Capabilities 2 Register (Intel® High Definition Audio Controller—D27:F0)**

Memory Address: HDBAR + 12h                      Attribute:                      R/WL  
 Default Value: 0001h                              Size:                              16 bits

Bit	Description
15:1	Reserved
0	<b>Energy Efficient Audio Capability (EEAC):</b> R/WL: Indicates whether the energy efficient audio with deeper buffering is supported or not. 0 = Not supported. 1 = Supported. Locked when HDCTL.BCLD = 1.



### 18.1.3.11 OUTSTRMPAY—Output Stream Payload Capability (Intel® High Definition Audio Controller—D27:F0)

Memory Address:HDBAR + 18h                      Attribute:                      RO  
 Default Value: 0030h                              Size:                              16 bits

Bit	Description
15:8	Reserved
7:0	<b>Output Stream Payload Capability (OUTSTRMPAY)</b> — RO: Indicates maximum number of words per frame for any single output stream. This measurement is in 16 bit word quantities per 48 kHz frame. 48 Words (96B) is the maximum supported, therefore a value of 30h is reported in this register. Software must ensure that a format which would cause more words per frame than indicated is not programmed into the Output Stream Descriptor register. 00h = 0 words 01h = 1 word payload ... FFh = 255h word payload

### 18.1.3.12 INSTRMPAY—Input Stream Payload Capability (Intel® High Definition Audio Controller—D27:F0)

Memory Address:HDBAR + 1Ah                      Attribute:                      RO  
 Default Value: 0018h                              Size:                              16 bits

Bit	Description
15:8	Reserved
7:0	<b>Input Stream Payload Capability (INSTRMPAY)</b> — RO: Indicates maximum number of words per frame for any single input stream. This measurement is in 16 bit word quantities per 48 kHz frame. 24 Words (48B) is the maximum supported, therefore a value of 18h is reported in this register. Software must ensure that a format which would cause more words per frame than indicated is not programmed into the Input Stream Descriptor register. 00h = 0 words 01h = 1 word payload ... FFh = 255h word payload

### 18.1.3.13 INTCTL—Interrupt Control Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address:HDBAR + 20h                      Attribute:                      R/W  
 Default Value: 00000000h                              Size:                              32 bits

Bit	Description
31	<b>Global Interrupt Enable (GIE)</b> — R/W. Global bit to enable device interrupt generation. 1 = When set to 1, the Intel High Definition Audio function is enabled to generate an interrupt. This control is in addition to any bits in the bus specific address space, such as the Interrupt Enable bit in the PCI configuration space. <b>Note:</b> This bit is not affected by the D3 <sub>HOT</sub> to D0 transition.
30	<b>Controller Interrupt Enable (CIE)</b> — R/W. Enables the general interrupt for controller functions. 1 = When set to 1, the controller generates an interrupt when the corresponding status bit gets set due to a Response Interrupt, a Response Buffer Overrun, and State Change events. <b>Note:</b> This bit is not affected by the D3 <sub>HOT</sub> to D0 transition.
29:8	Reserved



Bit	Description
7:0	<p><b>Stream Interrupt Enable (SIE)</b> — R/W. When set to 1, the individual streams are enabled to generate an interrupt when the corresponding status bits get set. A stream interrupt will be caused as a result of a buffer with IOC = 1 in the BDL entry being completed, or as a result of a FIFO error (underrun or overrun) occurring. Control over the generation of each of these sources is in the associated Stream Descriptor. The streams are numbered and the SIE bits assigned sequentially, based on their order in the register set.</p> <ul style="list-style-type: none"> <li>Bit 0 = input stream 1</li> <li>Bit 1 = input stream 2</li> <li>Bit 2 = input stream 3</li> <li>Bit 3 = input stream 4</li> <li>Bit 4 = output stream 1</li> <li>Bit 5 = output stream 2</li> <li>Bit 6 = output stream 3</li> <li>Bit 7 = output stream 4</li> </ul>

**18.1.3.14 INTSTS—Interrupt Status Register (Intel® High Definition Audio Controller—D27:F0)**

Memory Address: HDBAR + 24h                      Attribute: RO  
 Default Value: 00000000h                      Size: 32 bits

Bit	Description
31	<p><b>Global Interrupt Status (GIS)</b> — RO. This bit is an OR of all the interrupt status bits in this register.  <b>Note:</b> This bit is not affected by the D3<sub>HOT</sub> to D0 transition.</p>
30	<p><b>Controller Interrupt Status (CIS)</b> — RO. Status of general controller interrupt.                      1 = Interrupt condition occurred due to a Response Interrupt, a Response Buffer Overrun Interrupt, or a SDIN State Change event. The exact cause can be determined by interrogating other registers. This bit is an OR of all of the stated interrupt status bits for this register.  <b>Notes:</b>                      1. This bit is set regardless of the state of the corresponding interrupt enable bit, but a hardware interrupt will not be generated unless the corresponding enable bit is set.                      2. This bit is not affected by the D3<sub>HOT</sub> to D0 transition.</p>
29:8	Reserved
7:0	<p><b>Stream Interrupt Status (SIS)</b> — RO.                      1 = Interrupt condition occurred on the corresponding stream. This bit is an OR of all of the stream’s interrupt status bits.  <b>Note:</b> These bits are set regardless of the state of the corresponding interrupt enable bits. The streams are numbered and the SIE bits assigned sequentially, based on their order in the register set.</p> <ul style="list-style-type: none"> <li>Bit 0 = input stream 1</li> <li>Bit 1 = input stream 2</li> <li>Bit 2 = input stream 3</li> <li>Bit 3 = input stream 4</li> <li>Bit 4 = output stream 1</li> <li>Bit 5 = output stream 2</li> <li>Bit 6 = output stream 3</li> <li>Bit 7 = output stream 4</li> </ul>



### 18.1.3.15 WALCLK—Wall Clock Counter Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address:HDBAR + 30h                      Attribute:                      RO  
 Default Value: 00000000h                      Size:                              32 bits

Bit	Description
31:0	<b>Wall Clock Counter</b> — RO. A 32-bit counter that is incremented on each link Bit Clock period and rolls over from FFFF FFFFh to 0000 0000h. This counter will roll over to 0 with a period of approximately 179 seconds. This counter is enabled while the Bit Clock bit is set to 1. Software uses this counter to synchronize between multiple controllers. Will be reset on controller reset.

### 18.1.3.16 SSYNC—Stream Synchronization Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address:HDBAR + 38h                      Attribute:                      R/W  
 Default Value: 00000000h                      Size:                              32 bits

Bit	Description
31:8	Reserved
7:0	<b>Stream Synchronization (SSYNC)</b> — R/W. When set to 1, these bits block data from being sent on or received from the link. Each bit controls the associated stream descriptor (that is, bit 0 corresponds to the first stream descriptor, etc.) To synchronously start a set of DMA engines, these bits are first set to 1. The RUN bits for the associated stream descriptors are then set to 1 to start the DMA engines. When all streams are ready (FIFORDY =1), the associated SSYNC bits can all be set to 0 at the same time, and transmission or reception of bits to or from the link will begin together at the start of the next full link frame. To synchronously stop the streams, first these bits are set, and then the individual RUN bits in the stream descriptor are cleared by software. If synchronization is not desired, these bits may be left as 0, and the stream will simply begin running normally when the stream’s RUN bit is set. The streams are numbered and the SIE bits assigned sequentially, based on their order in the register set. Bit 0 = input stream 1 Bit 1 = input stream 2 Bit 2 = input stream 3 Bit 3 = input stream 4 Bit 4 = output stream 1 Bit 5= output stream 2 Bit 6= output stream 3 Bit 7= output stream 4

### 18.1.3.17 CORBLBASE—CORB Lower Base Address Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address:HDBAR + 40h                      Attribute:                      R/W, RO  
 Default Value: 00000000h                      Size:                              32 bits

Bit	Description
31:7	<b>CORB Lower Base Address</b> — R/W. Lower address of the Command Output Ring Buffer, allowing the CORB base address to be assigned on any 128-B boundary. This register field must not be written when the DMA engine is running or the DMA transfer may be corrupted.
6:0	<b>CORB Lower Base Unimplemented Bits</b> — RO. Hardwired to 0. This required the CORB to be allocated with 128B granularity to allow for cache line fetch optimizations.



### 18.1.3.18 CORBUBASE—CORB Upper Base Address Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 44h                      Attribute:                      R/W  
 Default Value: 00000000h                      Size:                              32 bits

Bit	Description
31:0	<b>CORB Upper Base Address</b> — R/W. Upper 32 bits of the address of the Command Output Ring buffer. This register field must not be written when the DMA engine is running or the DMA transfer may be corrupted.

### 18.1.3.19 CORBWP—CORB Write Pointer Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 48h                      Attribute:                      R/W  
 Default Value: 0000h                              Size:                              16 bits

Bit	Description
15:8	Reserved
7:0	<b>CORB Write Pointer</b> — R/W. Software writes the last valid CORB entry offset into this field in DWord granularity. The DMA engine fetches commands from the CORB until the Read pointer matches the Write pointer. Supports 256 CORB entries (256x4B = 1 KB). This register field may be written when the DMA engine is running.

### 18.1.3.20 CORBRP—CORB Read Pointer Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 4Ah                      Attribute:                      R/W, RO  
 Default Value: 0000h                              Size:                              16 bits

Bit	Description
15	<b>CORB Read Pointer Reset</b> — R/W. Software writes a 1 to this bit to reset the CORB Read Pointer to 0 and clear any residual prefetched commands in the CORB hardware buffer within the Intel High Definition Audio controller. The hardware will physically update this bit to 1 when the CORB Pointer reset is complete. Software must read a 1 to verify that the reset completed correctly. Software must clear this bit back to 0 and read back the 0 to verify that the clear completed correctly. The CORB DMA engine must be stopped prior to resetting the Read Pointer or else DMA transfer may be corrupted.
14:8	Reserved
7:0	<b>CORB Read Pointer (CORBRP)</b> — RO. Software reads this field to determine how many commands it can write to the CORB without over-running. The value read indicates the CORB Read Pointer offset in DWord granularity. The offset entry read from this field has been successfully fetched by the DMA controller and may be over-written by software. Supports 256 CORB entries (256 x 4B=1 KB). This field may be read while the DMA engine is running.



### 18.1.3.21 CORBCTL—CORB Control Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 4Ch                      Attribute:                      R/W  
 Default Value: 00h                                      Size:                                8 bits

Bit	Description
7:2	Reserved
1	<b>Enable CORB DMA Engine</b> — R/W. 0 = DMA stop 1 = DMA run After software writes a 0 to this bit, the hardware may not stop immediately. The hardware will physically update the bit to 0 when the DMA engine is truly stopped. Software must read a 0 from this bit to verify that the DMA engine is truly stopped.
0	<b>CORB Memory Error Interrupt Enable</b> — R/W. If this bit is set, the controller will generate an interrupt if the CMEI status bit (HDBAR + 4Dh: bit 0) is set.

### 18.1.3.22 CORBST—CORB Status Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 4Dh                      Attribute:                      R/WC  
 Default Value: 00h                                      Size:                                8 bits

Bit	Description
7:1	Reserved
0	<b>CORB Memory Error Indication (CMEI)</b> — R/WC. 1 = Controller detected an error in the path way between the controller and memory. This may be an ECC bit error or any other type of detectable data error which renders the command data fetched invalid. Software can clear this bit by writing a 1 to it. However, this type of error leaves the audio subsystem in an un-viable state and typically requires a controller reset by writing a 0 to the Controller Reset # bit (HDBAR + 08h: bit 0).

### 18.1.3.23 CORBSIZE—CORB Size Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 4Eh                      Attribute:                      RO  
 Default Value: 42h                                      Size:                                8 bits

Bit	Description
7:4	<b>CORB Size Capability</b> — RO. Hardwired to 0100b indicating that the PCH only supports a CORB size of 256 CORB entries (1024B)
3:2	Reserved
1:0	<b>CORB Size</b> — RO. Hardwired to 10b which sets the CORB size to 256 entries (1024B)



### 18.1.3.24 RIRBLBASE—RIRB Lower Base Address Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 50h                      Attribute:                      R/W, RO  
 Default Value: 00000000h                      Size:                              32 bits

Bit	Description
31:7	<b>RIRB Lower Base Address</b> — R/W. Lower address of the Response Input Ring Buffer, allowing the RIRB base address to be assigned on any 128-B boundary. This register field must not be written when the DMA engine is running or the DMA transfer may be corrupted.
6:0	<b>RIRB Lower Base Unimplemented Bits</b> — RO. Hardwired to 0. This required the RIRB to be allocated with 128-B granularity to allow for cache line fetch optimizations.

### 18.1.3.25 RIRBUBASE—RIRB Upper Base Address Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 54h                      Attribute:                      R/W  
 Default Value: 00000000h                      Size:                              32 bits

Bit	Description
31:0	<b>RIRB Upper Base Address</b> — R/W. Upper 32 bits of the address of the Response Input Ring Buffer. This register field must not be written when the DMA engine is running or the DMA transfer may be corrupted.

### 18.1.3.26 RIRBWP—RIRB Write Pointer Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 58h                      Attribute:                      R/W, RO  
 Default Value: 0000h                              Size:                              16 bits

Bit	Description
15	<b>RIRB Write Pointer Reset</b> — R/W. Software writes a 1 to this bit to reset the RIRB Write Pointer to 0. The RIRB DMA engine must be stopped prior to resetting the Write Pointer or else DMA transfer may be corrupted. This bit is always read as 0.
14:8	Reserved
7:0	<b>RIRB Write Pointer (RIRBWP)</b> — RO. Indicates the last valid RIRB entry written by the DMA controller. Software reads this field to determine how many responses it can read from the RIRB. The value read indicates the RIRB Write Pointer offset in 2 DWord RIRB entry units (since each RIRB entry is 2 DWords long). Supports up to 256 RIRB entries (256 x 8 B = 2 KB). This register field may be written when the DMA engine is running.



### 18.1.3.27 RINTCNT—Response Interrupt Count Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 5Ah                      Attribute:                      R/W  
 Default Value: 0000h                              Size:                              16 bits

Bit	Description
15:8	Reserved
7:0	<p><b>N Response Interrupt Count</b> — R/W.            0000 0001b = 1 response sent to RIRB            .....            1111 1111b = 255 responses sent to RIRB            0000 0000b = 256 responses sent to RIRB            The DMA engine should be stopped when changing this field or else an interrupt may be lost.            Note that each response occupies 2 DWords in the RIRB.            This is compared to the total number of responses that have been returned, as opposed to the number of frames in which there were responses. If more than one codecs responds in one frame, then the count is increased by the number of responses received in the frame.</p>

### 18.1.3.28 RIRBCTL—RIRB Control Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 5Ch                      Attribute:                      R/W  
 Default Value: 00h                                      Size:                                      8 bits

Bit	Description
7:3	Reserved
2	<p><b>Response Overrun Interrupt Control</b> — R/W. If this bit is set, the hardware will generate an interrupt when the Response Overrun Interrupt Status bit (HDBAR + 5Dh: bit 2) is set.</p>
1	<p><b>Enable RIRB DMA Engine</b> — R/W.            0 = DMA stop            1 = DMA run            After software writes a 0 to this bit, the hardware may not stop immediately. The hardware will physically update the bit to 0 when the DMA engine is truly stopped. Software must read a 0 from this bit to verify that the DMA engine is truly stopped.</p>
0	<p><b>Response Interrupt Control</b> — R/W.            0 = Disable Interrupt            1 = Generate an interrupt after N number of responses are sent to the RIRB buffer OR when an empty Response slot is encountered on all SDI[x] inputs (whichever occurs first). The N counter is reset when the interrupt is generated.</p>





### 18.1.3.29 RIRBSTS—RIRB Status Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 5Dh                      Attribute:                      R/WC  
 Default Value: 00h                                      Size:                                8 bits

Bit	Description
7:3	Reserved
2	<b>Response Overrun Interrupt Status</b> — R/WC. 1 = Software sets this bit to 1 when the RIRB DMA engine is not able to write the incoming responses to memory before additional incoming responses overrun the internal FIFO. When the overrun occurs, the hardware will drop the responses which overrun the buffer. An interrupt may be generated if the Response Overrun Interrupt Control bit is set. Note that this status bit is set even if an interrupt is not enabled for this event. Software clears this bit by writing a 1 to it.
1	Reserved
0	<b>Response Interrupt</b> — R/WC. 1 = Hardware sets this bit to 1 when an interrupt has been generated after N number of Responses are sent to the RIRB buffer OR when an empty Response slot is encountered on all SDI[x] inputs (whichever occurs first). Note that this status bit is set even if an interrupt is not enabled for this event. Software clears this bit by writing a 1 to it.

### 18.1.3.30 RIRBSIZE—RIRB Size Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 5Eh                      Attribute:                      RO  
 Default Value: 42h                                      Size:                                8 bits

Bit	Description
7:4	<b>RIRB Size Capability</b> — RO. Hardwired to 0100b indicating that the PCH only supports a RIRB size of 256 RIRB entries (2048B).
3:2	Reserved
1:0	<b>RIRB Size</b> — RO. Hardwired to 10b which sets the CORB size to 256 entries (2048B).

### 18.1.3.31 IC—Immediate Command Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 60h                      Attribute:                      R/W  
 Default Value: 00000000h                              Size:                                32 bits

Bit	Description
31:0	<b>Immediate Command Write</b> — R/W. The command to be sent to the codec using the Immediate Command mechanism is written to this register. The command stored in this register is sent out over the link during the next available frame after a 1 is written to the ICB bit (HDBAR + 68h: bit 0).



### 18.1.3.32 IR—Immediate Response Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address:HDBAR + 64h                      Attribute:                      RO  
 Default Value: 00000000h                      Size:                      32 bits

Bit	Description
31:0	<b>Immediate Response Read (IRR)</b> — RO. This register contains the response received from a codec resulting from a command sent using the Immediate Command mechanism. If multiple codecs responded in the same time, there is no assurance as to which response will be latched. Therefore, broadcast-type commands must not be issued using the Immediate Command mechanism.

### 18.1.3.33 ICS—Immediate Command Status Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address:HDBAR + 68h                      Attribute:                      R/W, R/WC  
 Default Value: 0000h                      Size:                      16 bits

Bit	Description
15:2	Reserved
1	<b>Immediate Result Valid (IRV)</b> — R/WC. 1 = Set to 1 by hardware when a new response is latched into the Immediate Response register (HDBAR + 64). This is a status flag indicating that software may read the response from the Immediate Response register. Software must clear this bit by writing a 1 to it before issuing a new command so that the software may determine when a new response has arrived.
0	<b>Immediate Command Busy (ICB)</b> — R/W. When this bit is read as 0, it indicates that a new command may be issued using the Immediate Command mechanism. When this bit transitions from a 0 to a 1 (using software writing a 1), the controller issues the command currently stored in the Immediate Command register to the codec over the link. When the corresponding response is latched into the Immediate Response register, the controller hardware sets the IRV flag and clears the ICB bit back to 0. Software may write this bit to a 0 if the bit fails to return to 0 after a reasonable time out period.  <b>Note:</b> An Immediate Command must not be issued while the CORB/RIRB mechanism is operating, otherwise the responses conflict. This must be enforced by software.

### 18.1.3.34 DPLBASE—DMA Position Lower Base Address Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address:HDBAR + 70h                      Attribute:                      R/W, RO  
 Default Value: 00000000h                      Size:                      32 bits

Bit	Description
31:7	<b>DMA Position Lower Base Address</b> — R/W. Lower 32 bits of the DMA Position Buffer Base Address. This register field must not be written when any DMA engine is running or the DMA transfer may be corrupted. This same address is used by the Flush Control and must be programmed with a valid value before the Flush Control bit (HDBAR+08h:bit 1) is set.
6:1	<b>DMA Position Lower Base Unimplemented bits</b> — RO. Hardwired to 0 to force the 128-byte buffer alignment for cache line write optimizations.
0	<b>DMA Position Buffer Enable</b> — R/W. 1 = Controller will write the DMA positions of each of the DMA engines to the buffer in the main memory periodically (typically once per frame). Software can use this value to know what data in memory is valid data.



### 18.1.3.35 DPUBASE—DMA Position Upper Base Address Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: HDBAR + 74h                      Attribute:                      R/W  
 Default Value: 00000000h                      Size:                              32 bits

Bit	Description
31:0	<b>DMA Position Upper Base Address</b> — R/W. Upper 32 bits of the DMA Position Buffer Base Address. This register field must not be written when any DMA engine is running or the DMA transfer may be corrupted.

### 18.1.3.36 SDCTL—Stream Descriptor Control Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: Input Stream[0]: HDBAR + 80h Attribute: R/W, RO  
                           Input Stream[1]: HDBAR + A0h  
                           Input Stream[2]: HDBAR + C0h  
                           Input Stream[3]: HDBAR + E0h  
                           Output Stream[0]: HDBAR + 100h  
                           Output Stream[1]: HDBAR + 120h  
                           Output Stream[2]: HDBAR + 140h  
                           Output Stream[3]: HDBAR + 160h  
 Default Value: 040000h                      Size:                              24 bits

Bit	Description
23:20	<b>Stream Number</b> — R/W. This value reflect the Tag associated with the data being transferred on the link. When data controlled by this descriptor is sent out over the link, it will have its stream number encoded on the SYNC signal. When an input stream is detected on any of the SDI signals that match this value, the data samples are loaded into FIFO associated with this descriptor. Note that while a single SDI input may contain data from more than one stream number, two different SDI inputs may not be configured with the same stream number. 0000 = Reserved 0001 = Stream 1 ..... 1110 = Stream 14 1111 = Stream 15
19	<b>Bidirectional Direction Control</b> — RO. This bit is only meaningful for bidirectional streams; therefore, this bit is hardwired to 0.
18	<b>Traffic Priority</b> — RO. Hardwired to 1 indicating that all streams will use VC1 if it is enabled through the PCI Express* registers.
17:16	<b>Stripe Control</b> — RO. This bit is only meaningful for input streams; therefore, this bit is hardwired to 0.
15:5	Reserved
4	<b>Descriptor Error Interrupt Enable</b> — R/W. 0 = Disable 1 = An interrupt is generated when the Descriptor Error Status bit is set.
3	<b>FIFO Error Interrupt Enable</b> — R/W. This bit controls whether the occurrence of a FIFO error (overrun for input or underrun for output) will cause an interrupt or not. If this bit is not set, bit 3 in the Status register will be set, but the interrupt will not occur. Either way, the samples will be dropped.
2	<b>Interrupt on Completion Enable</b> — R/W. This bit controls whether or not an interrupt occurs when a buffer completes with the IOC bit set in its descriptor. If this bit is not set, bit 2 in the Status register will be set, but the interrupt will not occur.



Bit	Description
1	<p><b>Stream Run (RUN)</b> — R/W.</p> <p>0 = DMA engine associated with this input stream will be disabled. The hardware will report a 0 in this bit when the DMA engine is actually stopped. Software must read a 0 from this bit before modifying related control registers or restarting the DMA engine.</p> <p>1 = DMA engine associated with this input stream will be enabled to transfer data from the FIFO to the main memory. The SSYNC bit must also be cleared in order for the DMA engine to run. For output streams, the cadence generator is reset whenever the RUN bit is set.</p>
0	<p><b>Stream Reset (SRST)</b> — R/W.</p> <p>0 = Writing a 0 causes the corresponding stream to exit reset. When the stream hardware is ready to begin operation, it will report a 0 in this bit. Software must read a 0 from this bit before accessing any of the stream registers.</p> <p>1 = Writing a 1 causes the corresponding stream to be reset. The Stream Descriptor registers (except the SRST bit itself) and FIFOs for the corresponding stream are reset. After the stream hardware has completed sequencing into the reset state, it will report a 1 in this bit. Software must read a 1 from this bit to verify that the stream is in reset. The RUN bit must be cleared before SRST is asserted.</p>

### 18.1.3.37 SDSTS—Stream Descriptor Status Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: Input Stream[0]: HDBAR + 83h Attribute: R/WC, RO  
 Input Stream[1]: HDBAR + A3h  
 Input Stream[2]: HDBAR + C3h  
 Input Stream[3]: HDBAR + E3h  
 Output Stream[0]: HDBAR + 103h  
 Output Stream[1]: HDBAR + 123h  
 Output Stream[2]: HDBAR + 143h  
 Output Stream[3]: HDBAR + 163h

Default Value: 00h Size: 8 bits

Bit	Description
7:6	Reserved
5	<p><b>FIFO Ready (FIFORDY)</b> — RO. For output streams, the controller hardware will set this bit to 1 while the output DMA FIFO contains enough data to maintain the stream on the link. This bit defaults to 0 on reset because the FIFO is cleared on a reset.</p> <p>For input streams, the controller hardware will set this bit to 1 when a valid descriptor is loaded and the engine is ready for the RUN bit to be set.</p>
4	<p><b>Descriptor Error</b> — R/WC.</p> <p>1 = A serious error occurred during the fetch of a descriptor. This could be a result of a Master Abort, a parity or ECC error on the bus, or any other error which renders the current Buffer Descriptor or Buffer Descriptor list useless. This error is treated as a fatal stream error, as the stream cannot continue running. The RUN bit will be cleared and the stream will stopped.</p> <p>Software may attempt to restart the stream engine after addressing the cause of the error and writing a 1 to this bit to clear it.</p>
3	<p><b>FIFO Error</b> — R/WC.</p> <p>1 = FIFO error occurred. This bit is set even if an interrupt is not enabled. The bit is cleared by writing a 1 to it.</p> <p>For an input stream, this indicates a FIFO overrun occurring while the RUN bit is set. When this happens, the FIFO pointers do not increment and the incoming data is not written into the FIFO, thereby being lost.</p> <p>For an output stream, this indicates a FIFO underrun when there are still buffers to send. The hardware should not transmit anything on the link for the associated stream if there is not valid data to send.</p>
2	<p><b>Buffer Completion Interrupt Status</b> — R/WC.</p> <p>This bit is set to 1 by the hardware after the last sample of a buffer has been processed, AND if the Interrupt on Completion bit is set in the command byte of the buffer descriptor. It remains active until software clears it by writing a 1 to it.</p>
1:0	Reserved



**18.1.3.38 SDLPIB—Stream Descriptor Link Position in Buffer Register (Intel® High Definition Audio Controller—D27:F0)**

Memory Address: Input Stream[0]: HDBAR + 84h Attribute: RO  
 Input Stream[1]: HDBAR + A4h  
 Input Stream[2]: HDBAR + C4h  
 Input Stream[3]: HDBAR + E4h  
 Output Stream[0]: HDBAR + 104h  
 Output Stream[1]: HDBAR + 124h  
 Output Stream[2]: HDBAR + 144h  
 Output Stream[3]: HDBAR + 164h

Default Value: 00000000h Size: 32 bits

Bit	Description
31:0	<b>Link Position in Buffer</b> — RO. Indicates the number of bytes that have been received off the link. This register will count from 0 to the value in the Cyclic Buffer Length register and then wrap to 0.

**18.1.3.39 SDCBL—Stream Descriptor Cyclic Buffer Length Register (Intel® High Definition Audio Controller—D27:F0)**

Memory Address: Input Stream[0]: HDBAR + 88h Attribute: R/W  
 Input Stream[1]: HDBAR + A8h  
 Input Stream[2]: HDBAR + C8h  
 Input Stream[3]: HDBAR + E8h  
 Output Stream[0]: HDBAR + 108h  
 Output Stream[1]: HDBAR + 128h  
 Output Stream[2]: HDBAR + 148h  
 Output Stream[3]: HDBAR + 168h

Default Value: 00000000h Size: 32 bits

Bit	Description
31:0	<b>Cyclic Buffer Length</b> — R/W. Indicates the number of bytes in the complete cyclic buffer. This register represents an integer number of samples. Link Position in Buffer will be reset when it reaches this value. Software may only write to this register after Global Reset, Controller Reset, or Stream Reset has occurred. This value should be only modified when the RUN bit is 0. Once the RUN bit has been set to enable the engine, software must not write to this register until after the next reset is asserted, or transfer may be corrupted.



### 18.1.3.40 SDLVI—Stream Descriptor Last Valid Index Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: Input Stream[0]: HDBAR + 8Ch Attribute: R/W  
 Input Stream[1]: HDBAR + ACh  
 Input Stream[2]: HDBAR + CCh  
 Input Stream[3]: HDBAR + ECh  
 Output Stream[0]: HDBAR + 10Ch  
 Output Stream[1]: HDBAR + 12Ch  
 Output Stream[2]: HDBAR + 14Ch  
 Output Stream[3]: HDBAR + 16Ch

Default Value: 0000h Size: 16 bits

Bit	Description
15:8	Reserved
7:0	<p><b>Last Valid Index</b> — R/W. The value written to this register indicates the index for the last valid Buffer Descriptor in BDL. After the controller has processed this descriptor, it will wrap back to the first descriptor in the list and continue processing.</p> <p>This field must be at least 1; that is, there must be at least 2 valid entries in the buffer descriptor list before DMA operations can begin.</p> <p>This value should only modified when the RUN bit is 0.</p>

### 18.1.3.41 SDFIFOW—Stream Descriptor FIFO Watermark Register (Intel® High Definition Audio Controller—D27:F0)

Memory Address: Input Stream[0]: HDBAR + 8Eh Attribute: RO  
 Input Stream[1]: HDBAR + AEh  
 Input Stream[2]: HDBAR + CEh  
 Input Stream[3]: HDBAR + EEh  
 Output Stream[0]: HDBAR + 10Eh  
 Output Stream[1]: HDBAR + 12Eh  
 Output Stream[2]: HDBAR + 14Eh  
 Output Stream[3]: HDBAR + 16Eh

Default Value: 0004h Size: 16 bits

Bit	Description
15:3	Reserved
2:0	<p><b>FIFO Watermark (FIFOW)</b> — RO. Indicates the minimum number of bytes accumulated/free in the FIFO before the controller will start a fetch/eviction of data. The HD Audio Controller hardwires the FIFO Watermark to either 32 B or 64 B based on the number of bytes per frame for the configured input stream.</p> <p>100 = 32 B (Default)              101 = 64 B              Others = Unsupported</p> <p><b>Note:</b> When the bit field is programmed to an unsupported size, the hardware sets itself to the default value.</p> <p>Software must read the bit field to test if the value is supported after setting the bit field.</p>



**18.1.3.42 ISDFIFOS—Input Stream Descriptor FIFO Size Register (Intel® High Definition Audio Controller—D27:F0)**

Memory Address: Input Stream[0]: HDBAR + 90h Attribute: RO  
 Input Stream[1]: HDBAR + B0h  
 Input Stream[2]: HDBAR + D0h  
 Input Stream[3]: HDBAR + F0h  
 Output Stream[0]: HDBAR + 110h  
 Output Stream[1]: HDBAR + 130h  
 Output Stream[2]: HDBAR + 150h  
 Output Stream[3]: HDBAR + 170h

Default Value: 0000h Size: 16 bits

Bit	Description
15:0	<p><b>FIFO Size</b> — RW. When GCAP2.EEACS = 0, indicates the maximum number of bytes that could be evicted (for input) or fetched (for output) by the controller at one time. This is the maximum number of bytes that may have been received into the HW buffer but not yet transferred out, and is also the maximum possible value that the PICB count will increase by at one time.</p> <p>The FIFO size is calculated based on factors including the stream format programmed in SDFMT register. As the default value is zero, SW must write to the respective SDFMT register to kick of the FIFO size calculation, and read back to find out the HW allocated FIFO size.</p> <p>As the default value is zero, SW must write to the &lt;I/O&gt;SD&lt;0:3&gt;FMT register to kick off the FIFO size calculation, and read back to find out the HW allocated FIFO size.</p> <p>When GCAP2.EEACS = 1, this FIFOS value represent the minimum FIFO size HW required to operate efficiently. SW can program FIFOL register to extend the effective FIFO size in HW beyond this minimum value advertised. In this case, the maximum number</p>

**18.1.3.43 SDFMT—Stream Descriptor Format Register (Intel® High Definition Audio Controller—D27:F0)**

Memory Address: Input Stream[0]: HDBAR + 92h Attribute: R/W  
 Input Stream[1]: HDBAR + B2h  
 Input Stream[2]: HDBAR + D2h  
 Input Stream[3]: HDBAR + F2h  
 Output Stream[0]: HDBAR + 112h  
 Output Stream[1]: HDBAR + 132h  
 Output Stream[2]: HDBAR + 152h  
 Output Stream[3]: HDBAR + 172h

Default Value: 0000h Size: 16 bits

Bit	Description
15	Reserved
14	<p><b>Sample Base Rate</b> — R/W.                      0 = 48 kHz                      1 = 44.1 kHz</p>
13:11	<p><b>Sample Base Rate Multiple</b> — R/W.                      000 = 48 kHz, 44.1 kHz or less                      001 = x2 (96 kHz, 88.2 kHz, 32 kHz)                      010 = x3 (144 kHz)                      011 = x4 (192 kHz, 176.4 kHz)                      Others = Reserved.</p>



Bit	Description
10:8	<b>Sample Base Rate Devisor</b> — R/W. 000 = Divide by 1(48 kHz, 44.1 kHz) 001 = Divide by 2 (24 kHz, 22.05 kHz) 010 = Divide by 3 (16 kHz, 32 kHz) 011 = Divide by 4 (11.025 kHz) 100 = Divide by 5 (9.6 kHz) 101 = Divide by 6 (8 kHz) 110 = Divide by 7 111 = Divide by 8 (6 kHz)
7	Reserved
6:4	<b>Bits per Sample (BITS)</b> — R/W. 000 =8 bits. The data will be packed in memory in 8-bit containers on 16-bit boundaries 001 =16 bits. The data will be packed in memory in 16-bit containers on 16-bit boundaries 010 = 20 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 011 =24 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries 100 =32 bits. The data will be packed in memory in 32-bit containers on 32-bit boundaries Others = Reserved.
3:0	<b>Number of Channels (CHAN)</b> — R/W. Indicates number of channels in each frame of the stream. 0000 =1 0001 =2 ..... 1111 =16

**18.1.3.44 SDBDPL—Stream Descriptor Buffer Descriptor List  
Pointer Lower Base Address Register  
(Intel® High Definition Audio Controller—D27:F0)**

Memory Address: Input Stream[0]: HDBAR + 98h Attribute: R/W, RO  
 Input Stream[1]: HDBAR + B8h  
 Input Stream[2]: HDBAR + D8h  
 Input Stream[3]: HDBAR + F8h  
 Output Stream[0]: HDBAR + 118h  
 Output Stream[1]: HDBAR + 138h  
 Output Stream[2]: HDBAR + 158h  
 Output Stream[3]: HDBAR + 178h

Default Value: 00000000h Size: 32 bits

Bit	Description
31:7	<b>Buffer Descriptor List Pointer Lower Base Address</b> — R/W. Lower address of the Buffer Descriptor List. This value should only be modified when the RUN bit is 0, or DMA transfer may be corrupted.
6:0	Hardwired to 0 forcing alignment on 128-B boundaries.





**18.1.3.45 SBDPU—Stream Descriptor Buffer Descriptor List Pointer Upper Base Address Register (Intel® High Definition Audio Controller—D27:F0)**

Memory Address: Input Stream[0]: HDBAR + 9Ch                      Attribute: R/W  
                           Input Stream[1]: HDBAR + BCh  
                           Input Stream[2]: HDBAR + DCh  
                           Input Stream[3]: HDBAR + FCh  
                           Output Stream[0]: HDBAR + 11Ch  
                           Output Stream[1]: HDBAR + 13Ch  
                           Output Stream[2]: HDBAR + 15Ch  
                           Output Stream[3]: HDBAR + 17Ch

Default Value: 00000000h                                      Size: 32 bits

Bit	Description
31:0	<b>Buffer Descriptor List Pointer Upper Base Address</b> — R/W. Upper 32-bit address of the Buffer Descriptor List. This value should only be modified when the RUN bit is 0, or DMA transfer may be corrupted.

§





# 19 SMBus Controller Registers (D31:F3)

## 19.1 PCI Configuration Registers (SMBus—D31:F3)

**Table 19-1. SMBus Controller PCI Register Address Map (SMBus—D31:F3)**

Offset	Mnemonic	Register Name	Default	Attribute
00h-01h	VID	Vendor Identification	8086	RO
02h-03h	DID	Device Identification	See register description	RO
04h-05h	PCICMD	PCI Command	0000h	R/W, RO
06h-07h	PCISTS	PCI Status	0280h	RO
08h	RID	Revision Identification	See register description	RO
09h	PI	Programming Interface	00h	RO
0Ah	SCC	Sub Class Code	05h	RO
0Bh	BCC	Base Class Code	0Ch	RO
10h	SMBMBAR0	Memory Base Address Register 0 (Bit 31:0)	00000004h	R/W, RO
14h	SMBMBAR1	Memory Based Address Register 1 (Bit 63:32)	00000000h	R/W
20h-23h	SMB_BASE	SMBus Base Address	00000001h	R/W, RO
2Ch-2Dh	SVID	Subsystem Vendor Identification	0000h	RO
2Eh-2Fh	SID	Subsystem Identification	0000h	R/WO
3Ch	INT_LN	Interrupt Line	00h	R/W
3Dh	INT_PN	Interrupt Pin	See register description	RO
40h	HOSTC	Host Configuration	00h	R/W, R/WO

**Note:** Registers that are not shown should be treated as Reserved (See Section 9.2 for details).

### 19.1.1 VID—Vendor Identification Register (SMBus—D31:F3)

Address: 00h-01h                                Attribute: RO  
 Default Value: 8086h                            Size: 16 bits

Bit	Description
15:0	<b>Vendor ID</b> — RO. This is a 16-bit value assigned to Intel



### 19.1.2 DID—Device Identification Register (SMBus—D31:F3)

Address: 02h-03h Attribute: RO  
Default Value: See bit description Size: 16 bits

Bit	Description
15:0	<b>Device ID</b> — RO. This is a 16-bit value assigned to the PCH SMBus controller. See <a href="#">Section 1.4</a> or the specification update for the value of the DID Register..

### 19.1.3 PCICMD—PCI Command Register (SMBus—D31:F3)

Address: 04h-05h Attributes: RO, R/W  
Default Value: 0000h Size: 16 bits

Bit	Description
15:11	Reserved
10	<b>Interrupt Disable</b> — R/W. 0 = Enable 1 = Disables SMBus to assert its PIRQ# signal.
9	<b>Fast Back to Back Enable (FBE)</b> — RO. Hardwired to 0.
8	<b>SERR# Enable (SERR_EN)</b> — R/W. 0 = Enables SERR# generation. 1 = Disables SERR# generation.
7	<b>Wait Cycle Control (WCC)</b> — RO. Hardwired to 0.
6	<b>Parity Error Response (PER)</b> — R/W. 0 = Disable 1 = Sets Detected Parity Error bit (D31:F3:06, bit 15) when a parity error is detected.
5	<b>VGA Palette Snoop (VPS)</b> — RO. Hardwired to 0.
4	<b>Postable Memory Write Enable (PMWE)</b> — RO. Hardwired to 0.
3	<b>Special Cycle Enable (SCE)</b> — RO. Hardwired to 0.
2	<b>Bus Master Enable (BME)</b> — RO. Hardwired to 0.
1	<b>Memory Space Enable (MSE)</b> — R/W. 0 = Disables memory mapped config space. 1 = Enables memory mapped config space.
0	<b>I/O Space Enable (IOSE)</b> — R/W. 0 = Disable 1 = Enables access to the SMBus I/O space registers as defined by the Base Address Register.



### 19.1.4 PCISTS—PCI Status Register (SMBus—D31:F3)

Address: 06h–07h                                      Attributes: RO  
 Default Value: 0280h                                Size: 16 bits

**Note:** For the writable bits, software must write a 1 to clear bits that are set. Writing a 0 to the bit has no effect.

Bit	Description
15	<b>Detected Parity Error (DPE)</b> — R/WC. 0 = No parity error detected. 1 = Parity error detected.
14	<b>Signaled System Error (SSE)</b> — R/WC. 0 = No system error detected. 1 = System error detected.
13	<b>Received Master Abort (RMA)</b> — RO. Hardwired to 0.
12	<b>Received Target Abort (RTA)</b> — RO. Hardwired to 0.
11	<b>Signaled Target Abort (STA)</b> — RO. Hardwired to 0.
10:9	<b>DEVSEL# Timing Status (DEVT)</b> — RO. This 2-bit field defines the timing for DEVSEL# assertion for positive decode. 01 = Medium timing.
8	<b>Data Parity Error Detected (DPED)</b> — RO. Hardwired to 0.
7	<b>Fast Back to Back Capable (FB2BC)</b> — RO. Hardwired to 1.
6	<b>User Definable Features (UDF)</b> — RO. Hardwired to 0.
5	<b>66 MHz Capable (66MHZ_CAP)</b> — RO. Hardwired to 0.
4	<b>Capabilities List (CAP_LIST)</b> — RO. Hardwired to 0 because there are no capability list structures in this function
3	<b>Interrupt Status (INTS)</b> — RO. This bit indicates that an interrupt is pending. It is independent from the state of the Interrupt Enable bit in the PCI Command register.
2:0	Reserved

### 19.1.5 RID—Revision Identification Register (SMBus—D31:F3)

Offset Address: 08h                                      Attribute: RO  
 Default Value: See bit description                Size: 8 bits

Bit	Description
7:0	<b>Revision ID</b> — RO. See <a href="#">Section 1.4</a> or the specification update for the value of the RID Register.



### 19.1.6 PI—Programming Interface Register (SMBus—D31:F3)

Offset Address: 09h Attribute: RO  
 Default Value: 00h Size: 8 bits

Bit	Description
7:0	Reserved

### 19.1.7 SCC—Sub Class Code Register (SMBus—D31:F3)

Address Offset: 0Ah Attributes: RO  
 Default Value: 05h Size: 8 bits

Bit	Description
7:0	<b>Sub Class Code (SCC)</b> — RO. 05h = SMBus serial controller

### 19.1.8 BCC—Base Class Code Register (SMBus—D31:F3)

Address Offset: 0Bh Attributes: RO  
 Default Value: 0Ch Size: 8 bits

Bit	Description
7:0	<b>Base Class Code (BCC)</b> — RO. 0Ch = Serial controller.

### 19.1.9 SMBMBAR0—D31\_F3\_SMBus Memory Base Address 0 Register (SMBus—D31:F3)

Address Offset: 10-13h Attributes: R/W, RO  
 Default Value: 00000004h Size: 32 bits

Bit	Description
31:8	<b>Base Address</b> — R/W. Provides the 32 byte system memory base address for the PCH SMB logic.
7:4	Reserved
3	<b>Prefetchable (PREF)</b> — RO. Hardwired to 0. Indicates that SMBMBAR is not pre-fetchable.
2:1	<b>Address Range (ADDRNG)</b> — RO. Indicates that this SMBMBAR can be located anywhere in 64 bit address space. Hardwired to 10b.
0	<b>Memory Space Indicator</b> — RO. This read-only bit always is 0, indicating that the SMB logic is Memory mapped.



### 19.1.10 SMBMBAR1—D31\_F3\_SMBus Memory Base Address 1 Register (SMBus—D31:F3)

Address Offset: 14h–17h Attributes: R/W  
 Default Value: 00000000h Size: 32 bits

Bit	Description
31:0	<b>Base Address</b> — R/W. Provides bits 63:32 system memory base address for the PCH SMB logic.

### 19.1.11 SMB\_BASE—SMBus Base Address Register (SMBus—D31:F3)

Address Offset: 20–23h Attribute: R/W, RO  
 Default Value: 00000001h Size: 32-bits

Bit	Description
31:16	Reserved — RO
15:5	<b>Base Address</b> — R/W. This field provides the 32-byte system I/O base address for the PCH's SMB logic.
4:1	Reserved — RO
0	<b>IO Space Indicator</b> — RO. Hardwired to 1 indicating that the SMB logic is I/O mapped.

### 19.1.12 SVID—Subsystem Vendor Identification Register (SMBus—D31:F2/F4)

Address Offset: 2Ch–2Dh Attribute: RO  
 Default Value: 0000h Size: 16 bits  
 Lockable: No Power Well: Core

Bit	Description
15:0	<b>Subsystem Vendor ID (SVID)</b> — RO. The SVID register, in combination with the Subsystem ID (SID) register, enables the operating system (OS) to distinguish subsystems from each other. The value returned by reads to this register is the same as that which was written by BIOS into the IDE SVID register. <b>Note:</b> Software can write to this register only once per core well reset. Writes should be done as a single 16-bit cycle.

### 19.1.13 SID—Subsystem Identification Register (SMBus—D31:F2/F4)

Address Offset: 2Eh–2Fh Attribute: R/WO  
 Default Value: 0000h Size: 16 bits  
 Lockable: No Power Well: Core

Bit	Description
15:0	<b>Subsystem ID (SID)</b> — R/WO. The SID register, in combination with the SVID register, enables the operating system (OS) to distinguish subsystems from each other. The value returned by reads to this register is the same as that which was written by BIOS into the IDE SID register. <b>Note:</b> Software can write to this register only once per core well reset. Writes should be done as a single 16-bit cycle.







## 19.2 SMBus I/O and Memory Mapped I/O Registers

The SMBus registers (see Table 19-2) can be accessed through I/O BAR or Memory BAR registers in PCI configuration space. The offsets are the same for both I/O and Memory Mapped I/O registers.

**Table 19-2. SMBus I/O and Memory Mapped I/O Register Address Map**

SMB_BASE + Offset	Mnemonic	Register Name	Default	Attribute
00h	HST_STS	Host Status	00h	R/WC, RO
02h	HST_CNT	Host Control	00h	R/W, WO
03h	HST_CMD	Host Command	00h	R/W
04h	XMIT_SLVA	Transmit Slave Address	00h	R/W
05h	HST_D0	Host Data 0	00h	R/W
06h	HST_D1	Host Data 1	00h	R/W
07h	HOST_BLOCK_DB	Host Block Data Byte	00h	R/W
08h	PEC	Packet Error Check	00h	R/W
09h	RCV_SLVA	Receive Slave Address	44h	R/W
0Ah-0Bh	SLV_DATA	Receive Slave Data	0000h	RO
0Ch	AUX_STS	Auxiliary Status	00h	R/WC, RO
0Dh	AUX_CTL	Auxiliary Control	00h	R/W
0Eh	SMLINK_PIN_CTL	SMLink Pin Control (TCO Compatible Mode)	See register description	R/W, RO
0Fh	SMBus_PIN_CTL	SMBus Pin Control	See register description	R/W, RO
10h	SLV_STS	Slave Status	00h	R/WC
11h	SLV_CMD	Slave Command	00h	R/W
14h	NOTIFY_DADDR	Notify Device Address	00h	RO
16h	NOTIFY_DLOW	Notify Data Low Byte	00h	RO
17h	NOTIFY_DHIGH	Notify Data High Byte	00h	RO



### 19.2.1 HST\_STS—Host Status Register (SMBus—D31:F3)

Register Offset: SMB\_BASE + 00h      Attribute: R/WC, RO  
 Default Value: 00h      Size: 8-bits

All status bits are set by hardware and cleared by the software writing a one to the particular bit position. Writing a 0 to any bit position has no effect.

Bit	Description
7	<p><b>Byte Done Status (DS)</b> — R/WC.            0 = Software can clear this by writing a 1 to it.            1 = Host controller received a byte (for Block Read commands) or if it has completed transmission of a byte (for Block Write commands) when the 32-byte buffer is not being used. Note that this bit will be set, even on the last byte of the transfer. This bit is not set when transmission is due to the LAN interface heartbeat.</p> <p>This bit has no meaning for block transfers when the 32-byte buffer is enabled.  <b>Note:</b> When the last byte of a block message is received, the host controller will set this bit. However, it will not immediately set the INTR bit (bit 1 in this register). When the interrupt handler clears the DS bit, the message is considered complete, and the host controller will then set the INTR bit (and generate another interrupt). Thus, for a block message of n bytes, the PCH will generate n+1 interrupts. The interrupt handler needs to be implemented to handle these cases. When not using the 32 Byte Buffer, hardware will drive the SMBCLK signal low when the DS bit is set until SW clears the bit. This includes the last byte of a transfer. Software must clear the DS bit before it can clear the BUSY bit.</p>
6	<p><b>INUSE_STS</b> — R/W. This bit is used as semaphore among various independent software threads that may need to use the PCH's SMBus logic, and has no other effect on hardware.            0 = After a full PCI reset, a read to this bit returns a 0.            1 = After the first read, subsequent reads will return a 1. A write of a 1 to this bit will reset the next read value to 0. Writing a 0 to this bit has no effect. Software can poll this bit until it reads a 0, and will then own the usage of the host controller.</p>
5	<p><b>SMBALERT_STS</b> — R/WC.            0 = Interrupt or SMI# was not generated by SMBALERT#. Software clears this bit by writing a 1 to it.            1 = The source of the interrupt or SMI# was the SMBALERT# signal. This bit is only cleared by software writing a 1 to the bit position or by RSMRST# going low.            If the signal is programmed as a GPIO, then this bit will never be set.</p>
4	<p><b>FAILED</b> — R/WC.            0 = Software clears this bit by writing a 1 to it.            1 = The source of the interrupt or SMI# was a failed bus transaction. This bit is set in response to the KILL bit being set to terminate the host transaction.</p>
3	<p><b>BUS_ERR</b> — R/WC.            0 = Software clears this bit by writing a 1 to it.            1 = The source of the interrupt of SMI# was a transaction collision.</p>
2	<p><b>DEV_ERR</b> — R/WC.            0 = Software clears this bit by writing a 1 to it. The PCH will then de-assert the interrupt or SMI#.            1 = The source of the interrupt or SMI# was due to one of the following:</p> <ul style="list-style-type: none"> <li>•Invalid Command Field,</li> <li>•Unclaimed Cycle (host initiated),</li> <li>•Host Device Time-out Error.</li> </ul>
1	<p><b>INTR</b> — R/WC. This bit can only be set by termination of a command. INTR is not dependent on the INTREN bit (offset SMB_BASE + 02h, bit 0) of the Host controller register (offset 02h). It is only dependent on the termination of the command. If the INTREN bit is not set, then the INTR bit will be set, although the interrupt will not be generated. Software can poll the INTR bit in this non-interrupt case.            0 = Software clears this bit by writing a 1 to it. The PCH then de-asserts the interrupt or SMI#.            1 = The source of the interrupt or SMI# was the successful completion of its last command.</p>
0	<p><b>HOST_BUSY</b> — R/WC.            0 = Cleared by the PCH when the current transaction is completed.            1 = Indicates that the PCH is running a command from the host interface. No SMB registers should be accessed while this bit is set, except the BLOCK DATA BYTE Register. The BLOCK DATA BYTE Register can be accessed when this bit is set only when the SMB_CMD bits in the Host Control Register are programmed for Block command or I<sup>2</sup>C Read command. This is necessary in order to check the DONE_STS bit.</p>



## 19.2.2 HST\_CNT—Host Control Register (SMBus—D31:F3)

Register Offset: SMB\_BASE + 02h      Attribute: R/W, WO  
 Default Value: 00h      Size: 8-bits

**Note:** A read to this register will clear the byte pointer of the 32-byte buffer.

Bit	Description
7	<p><b>PEC_EN</b> — R/W.</p> <p>0 = SMBus host controller does not perform the transaction with the PEC phase appended.</p> <p>1 = Causes the host controller to perform the SMBus transaction with the Packet Error Checking phase appended. For writes, the value of the PEC byte is transferred from the PEC Register. For reads, the PEC byte is loaded in to the PEC Register. This bit must be written prior to the write in which the <b>START</b> bit is set.</p>
6	<p><b>START</b> — WO.</p> <p>0 = This bit will always return 0 on reads. The HOST_BUSY bit in the Host Status register (offset 00h) can be used to identify when the PCH has finished the command.</p> <p>1 = Writing a 1 to this bit initiates the command described in the SMB_CMD field. All registers should be setup prior to writing a 1 to this bit position.</p>
5	<p><b>LAST_BYTE</b> — WO. This bit is used for Block Read commands.</p> <p>1 = Software sets this bit to indicate that the next byte will be the last byte to be received for the block. This causes the PCH to send a NACK (instead of an ACK) after receiving the last byte.</p> <p><b>Note:</b> Once the SECOND_TO_STS bit in TCO2_STS register (D31:F0, TCOBASE+6h, bit 1) is set, the LAST_BYTE bit also gets set. While the SECOND_TO_STS bit is set, the LAST_BYTE bit cannot be cleared. This prevents the PCH from running some of the SMBus commands (Block Read/Write, I<sup>2</sup>C Read, Block I<sup>2</sup>C Write).</p>



Bit	Description
4:2	<p><b>SMB_CMD</b> — R/W. The bit encoding below indicates which command the PCH is to perform. If enabled, the PCH will generate an interrupt or SMI# when the command has completed. If the value is for a non-supported or reserved command, the PCH will set the device error (DEV_ERR) status bit (offset SMB_BASE + 00h, bit 2) and generate an interrupt when the START bit is set. The PCH will perform no command, and will not operate until DEV_ERR is cleared.</p> <p>000 = <b>Quick</b>: The slave address and read/write value (bit 0) are stored in the transmit slave address register.</p> <p>001 = <b>Byte</b>: This command uses the transmit slave address and command registers. Bit 0 of the slave address register determines if this is a read or write command.</p> <p>010 = <b>Byte Data</b>: This command uses the transmit slave address, command, and DATA0 registers. Bit 0 of the slave address register determines if this is a read or write command. If it is a read, the DATA0 register will contain the read data.</p> <p>011 = <b>Word Data</b>: This command uses the transmit slave address, command, DATA0 and DATA1 registers. Bit 0 of the slave address register determines if this is a read or write command. If it is a read, after the command completes, the DATA0 and DATA1 registers will contain the read data.</p> <p>100 = <b>Process Call</b>: This command uses the transmit slave address, command, DATA0 and DATA1 registers. Bit 0 of the slave address register determines if this is a read or write command. After the command completes, the DATA0 and DATA1 registers will contain the read data.</p> <p>101 = <b>Block</b>: This command uses the transmit slave address, command, DATA0 registers, and the Block Data Byte register. For block write, the count is stored in the DATA0 register and indicates how many bytes of data will be transferred. For block reads, the count is received and stored in the DATA0 register. Bit 0 of the slave address register selects if this is a read or write command. For writes, data is retrieved from the first n (where n is equal to the specified count) addresses of the SRAM array. For reads, the data is stored in the Block Data Byte register.</p> <p>110 = <b>I<sup>2</sup>C Read</b>: This command uses the transmit slave address, command, DATA0, DATA1 registers, and the Block Data Byte register. The read data is stored in the Block Data Byte register. The PCH continues reading data until the NAK is received.</p> <p>111 = <b>Block Process</b>: This command uses the transmit slave address, command, DATA0 and the Block Data Byte register. For block write, the count is stored in the DATA0 register and indicates how many bytes of data will be transferred. For block read, the count is received and stored in the DATA0 register. Bit 0 of the slave address register always indicate a write command. For writes, data is retrieved from the first m (where m is equal to the specified count) addresses of the SRAM array. For reads, the data is stored in the Block Data Byte register.</p> <p><b>Note:</b> E32B bit in the Auxiliary Control register must be set for this command to work.</p>
1	<p><b>KILL</b> — R/W.</p> <p>0 = Normal SMBus host controller functionality.</p> <p>1 = Kills the current host transaction taking place, sets the FAILED status bit, and asserts the interrupt (or SMI#). This bit, once set, must be cleared by software to allow the SMBus host controller to function normally.</p>
0	<p><b>INTREN</b> — R/W.</p> <p>0 = Disable.</p> <p>1 = Enable the generation of an interrupt or SMI# upon the completion of the command.</p>

### 19.2.3 HST\_CMD—Host Command Register (SMBus—D31:F3)

Register Offset: SMB\_BASE + 03h                      Attribute:                      R/W  
 Default Value: 00h                                      Size:                              8 bits

Bit	Description
7:0	This 8-bit field is transmitted by the host controller in the command field of the SMBus protocol during the execution of any command.



### 19.2.4 XMIT\_SLVA—Transmit Slave Address Register (SMBus—D31:F3)

Register Offset: SMB\_BASE + 04h      Attribute: R/W  
 Default Value: 00h      Size: 8 bits

This register is transmitted by the host controller in the slave address field of the SMBus protocol.

Bit	Description
7:1	<b>Address</b> — R/W. This field provides a 7-bit address of the targeted slave.
0	<b>RW</b> — R/W. Direction of the host transfer. 0 = Write 1 = Read <b>Note:</b> Writes to SMBus addresses 50h - 57h are disabled depending on the setting of bit 4 in HOSTC register (D31:F3:Offset 40h).

### 19.2.5 HST\_D0—Host Data 0 Register (SMBus—D31:F3)

Register Offset: SMB\_BASE + 05h      Attribute: R/W  
 Default Value: 00h      Size: 8 bits

Bit	Description
7:0	<b>Data0/Count</b> — R/W. This field contains the 8-bit data sent in the DATA0 field of the SMBus protocol. For block write commands, this register reflects the number of bytes to transfer. This register should be programmed to a value between 1 and 32 for block counts. A count of 0 or a count above 32 will result in unpredictable behavior. The host controller does not check or log invalid block counts.

### 19.2.6 HST\_D1—Host Data 1 Register (SMBus—D31:F3)

Register Offset: SMB\_BASE + 06h      Attribute: R/W  
 Default Value: 00h      Size: 8 bits

Bit	Description
7:0	<b>Data1</b> — R/W. This 8-bit register is transmitted in the DATA1 field of the SMBus protocol during the execution of any command.



### 19.2.7 Host\_BLOCK\_DB—Host Block Data Byte Register (SMBus—D31:F3)

Register Offset: SMB\_BASE + 07h      Attribute: R/W  
Default Value: 00h      Size: 8 bits

Bit	Description
7:0	<p><b>Block Data (BDTA)</b> — R/W. This is either a register, or a pointer into a 32-byte block array, depending upon whether the E32B bit is set in the Auxiliary Control register. When the E32B bit (offset SMB_BASE + 0Dh, bit 1) is cleared, this is a register containing a byte of data to be sent on a block write or read from on a block read.</p> <p>When the E32B bit is set, reads and writes to this register are used to access the 32-byte block data storage array. An internal index pointer is used to address the array, which is reset to 0 by reading the HCTL register (offset 02h). The index pointer then increments automatically upon each access to this register. The transfer of block data into (read) or out of (write) this storage array during an SMBus transaction always starts at index address 0.</p> <p>When the E2B bit is set, for writes, software will write up to 32-bytes to this register as part of the setup for the command. After the Host controller has sent the Address, Command, and Byte Count fields, it will send the bytes in the SRAM pointed to by this register.</p> <p>When the E2B bit is cleared for writes, software will place a single byte in this register. After the host controller has sent the address, command, and byte count fields, it will send the byte in this register. If there is more data to send, software will write the next series of bytes to the SRAM pointed to by this register and clear the DONE_STS bit. The controller will then send the next byte. During the time between the last byte being transmitted to the next byte being transmitted, the controller will insert wait-states on the interface.</p> <p>When the E2B bit is set for reads, after receiving the byte count into the Data0 register, the first series of data bytes go into the SRAM pointed to by this register. If the byte count has been exhausted or the 32-byte SRAM has been filled, the controller will generate an SMI# or interrupt (depending on configuration) and set the DONE_STS bit. Software will then read the data. During the time between when the last byte is read from the SRAM to when the DONE_STS bit is cleared, the controller will insert wait-states on the interface.</p>

### 19.2.8 PEC—Packet Error Check (PEC) Register (SMBus—D31:F3)

Register Offset: SMB\_BASE + 08h      Attribute: R/W  
Default Value: 00h      Size: 8 bits

Bit	Description
7:0	<p><b>PEC_DATA</b> — R/W. This 8-bit register is written with the 8-bit CRC value that is used as the SMBus PEC data prior to a write transaction. For read transactions, the PEC data is loaded from the SMBus into this register and is then read by software. Software must ensure that the INUSE_STS bit is properly maintained to avoid having this field over-written by a write transaction following a read transaction.</p>



### 19.2.9 RCV\_SLVA—Receive Slave Address Register (SMBus—D31:F3)

Register Offset: SMB\_BASE + 09h      Attribute: R/W  
 Default Value: 44h                      Size: 8 bits  
 Lockable: No                              Power Well: Resume

Bit	Description
7	Reserved
6:0	<b>SLAVE_ADDR</b> — R/W. This field is the slave address that the PCH decodes for read and write cycles. the default is not 0, so the SMBus Slave Interface can respond even before the processor comes up (or if the processor is dead). This register is cleared by RSMRST#, but not by PLTRST#.

### 19.2.10 SLV\_DATA—Receive Slave Data Register (SMBus—D31:F3)

Register Offset: SMB\_BASE + 0Ah–0Bh      Attribute: RO  
 Default Value: 0000h                      Size: 16 bits  
 Lockable: No                              Power Well: Resume

This register contains the 16-bit data value written by the external SMBus master. The processor can then read the value from this register. This register is reset by RSMRST#, but not PLTRST#.

Bit	Description
15:8	<b>Data Message Byte 1 (DATA_MSG1)</b> — RO. See <a href="#">Section 5.22.7</a> for a discussion of this field.
7:0	<b>Data Message Byte 0 (DATA_MSG0)</b> — RO. See <a href="#">Section 5.22.7</a> for a discussion of this field.

### 19.2.11 AUX\_STS—Auxiliary Status Register (SMBus—D31:F3)

Register Offset: SMB\_BASE + 0Ch      Attribute: R/WC, RO  
 Default Value: 00h                      Size: 8 bits  
 Lockable: No                              Power Well: Resume

Bit	Description
7:2	Reserved
1	<b>SMBus TCO Mode (STCO)</b> — RO. This bit reflects the strap setting of TCO compatible mode versus Advanced TCO mode. 0 = The PCH is in the compatible TCO mode. 1 = The PCH is in the advanced TCO mode.
0	<b>CRC Error (CRCE)</b> — R/WC. 0 = Software clears this bit by writing a 1 to it. 1 = This bit is set if a received message contained a CRC error. When this bit is set, the DERR bit of the host status register will also be set. This bit will be set by the controller if a software abort occurs in the middle of the CRC portion of the cycle or an abort happens after the PCH has received the final data bit transmitted by an external slave.



### 19.2.12 AUX\_CTL—Auxiliary Control Register (SMBus—D31:F3)

Register Offset: SMB\_BASE + 0Dh      Attribute: R/W  
 Default Value: 00h      Size: 8 bits  
 Lockable: No      Power Well: Resume

Bit	Description
7:2	Reserved
1	<b>Enable 32-Byte Buffer (E32B)</b> — R/W. 0 = Disable. 1 = Enable. When set, the Host Block Data register is a pointer into a 32-byte buffer, as opposed to a single register. This enables the block commands to transfer or receive up to 32-bytes before the PCH generates an interrupt.
0	<b>Automatically Append CRC (AAC)</b> — R/W. 0 = The PCH will Not automatically append the CRC. 1 = The PCH will automatically append the CRC. This bit must not be changed during SMBus transactions or undetermined behavior will result. It should be programmed only once during the lifetime of the function.

### 19.2.13 SMLINK\_PIN\_CTL—SMLink Pin Control Register (SMBus—D31:F3)

Register Offset: SMB\_BASE + 0Eh      Attribute: R/W, RO  
 Default Value: See below      Size: 8 bits

**Note:** This register is in the resume well and is reset by RSMRST#.

This register is only applicable in the TCO compatible mode.

Bit	Description
7:3	Reserved
2	<b>SMLINK_CLK_CTL</b> — R/W. 0 = The PCH will drive the SMLink0 pin low, independent of what the other SMLink logic would otherwise indicate for the SMLink0 pin. 1 = The SMLink0 pin is <b>not</b> overdriven low. The other SMLink logic controls the state of the pin. (Default)
1	<b>SMLINK1_CUR_STS</b> — RO. This read-only bit has a default value that is dependent on an external signal level. This pin returns the value on the SMLink1 pin. This allows software to read the current state of the pin. 0 = Low 1 = High
0	<b>SMLINK0_CUR_STS</b> — RO. This read-only bit has a default value that is dependent on an external signal level. This pin returns the value on the SMLink0 pin. This allows software to read the current state of the pin. 0 = Low 1 = High





### 19.2.14 SMBus\_PIN\_CTL—SMBus Pin Control Register (SMBus—D31:F3)

Register Offset: SMB\_BASE + 0Fh      Attribute: R/W, RO  
 Default Value: See below      Size: 8 bits

**Note:** This register is in the resume well and is reset by RSMRST#.

Bit	Description
7:3	Reserved
2	<b>SMBCLK_CTL</b> — R/W. 1 = The SMBCLK pin is <b>not</b> overdriven low. The other SMBus logic controls the state of the pin. 0 = The PCH drives the SMBCLK pin low, independent of what the other SMB logic would otherwise indicate for the SMBCLK pin. (Default)
1	<b>SMBDATA_CUR_STS</b> — RO. This read-only bit has a default value that is dependent on an external signal level. This pin returns the value on the SMBDATA pin. This allows software to read the current state of the pin. 0 = Low 1 = High
0	<b>SMBCLK_CUR_STS</b> — RO. This read-only bit has a default value that is dependent on an external signal level. This pin returns the value on the SMBCLK pin. This allows software to read the current state of the pin. 0 = Low 1 = High

### 19.2.15 SLV\_STS—Slave Status Register (SMBus—D31:F3)

Register Offset: SMB\_BASE + 10h      Attribute: R/WC  
 Default Value: 00h      Size: 8 bits

**Note:** This register is in the resume well and is reset by RSMRST#.

All bits in this register are implemented in the 64 kHz clock domain. Therefore, software must poll this register until a write takes effect before assuming that a write has completed internally.

Bit	Description
7:1	Reserved
0	<b>HOST_NOTIFY_STS</b> — R/WC. The PCH sets this bit to a 1 when it has completely received a successful Host Notify Command on the SMBus pins. Software reads this bit to determine that the source of the interrupt or SMI# was the reception of the Host Notify Command. Software clears this bit after reading any information needed from the Notify address and data registers by writing a 1 to this bit. Note that the PCH will allow the Notify Address and Data registers to be over-written once this bit has been cleared. When this bit is 1, the PCH will NACK the first byte (host address) of any new "Host Notify" commands on the SMBus pins. Writing a 0 to this bit has no effect.



### 19.2.16 SLV\_CMD—Slave Command Register (SMBus—D31:F3)

Register Offset: SMB\_BASE + 11h                      Attribute:                      R/W  
 Default Value: 00h                                      Size:                              8 bits

**Note:** This register is in the resume well and is reset by RSMRST#.

Bit	Description
7:2	Reserved
2	<b>SMBALERT_DIS</b> — R/W. 0 = Allows the generation of the interrupt or SMI#. 1 = Software sets this bit to block the generation of the interrupt or SMI# due to the SMBALERT# source. This bit is logically inverted and ANDed with the SMBALERT_STS bit (offset SMB_BASE + 00h, bit 5). The resulting signal is distributed to the SMI# and/or interrupt generation logic. This bit does not effect the wake logic.
1	<b>HOST_NOTIFY_WKEN</b> — R/W. Software sets this bit to 1 to enable the reception of a Host Notify command as a wake event. When enabled this event is "OR'd" in with the other SMBus wake events and is reflected in the SMB_WAK_STS bit of the General Purpose Event 0 Status register. 0 = Disable 1 = Enable
0	<b>HOST_NOTIFY_INTREN</b> — R/W. Software sets this bit to 1 to enable the generation of interrupt or SMI# when HOST_NOTIFY_STS (offset SMB_BASE + 10h, bit 0) is 1. This enable does not affect the setting of the HOST_NOTIFY_STS bit. When the interrupt is generated, either PIRQB# or SMI# is generated, depending on the value of the SMB_SMI_EN bit (D31:F3:40h, bit 1). If the HOST_NOTIFY_STS bit is set when this bit is written to a 1, then the interrupt (or SMI#) will be generated. The interrupt (or SMI#) is logically generated by AND'ing the STS and INTREN bits. 0 = Disable 1 = Enable

### 19.2.17 NOTIFY\_DADDR—Notify Device Address Register (SMBus—D31:F3)

Register Offset: SMB\_BASE + 14h                      Attribute:                      RO  
 Default Value: 00h                                      Size:                              8 bits

**Note:** This register is in the resume well and is reset by RSMRST#.

Bit	Description
7:1	<b>DEVICE_ADDRESS</b> — RO. This field contains the 7-bit device address received during the Host Notify protocol of the SMBus 2.0 Specification. Software should only consider this field valid when the HOST_NOTIFY_STS bit (D31:F3:SMB_BASE +10, bit 0) is set to 1.
0	Reserved



### 19.2.18 NOTIFY\_DLOW—Notify Data Low Byte Register (SMBus—D31:F3)

Register Offset: SMB\_BASE + 16h                      Attribute:                      RO  
 Default Value: 00h                                      Size:                              8 bits

**Note:** This register is in the resume well and is reset by RSMRST#.

Bit	Description
7:0	<b>DATA_LOW_BYTE</b> — RO. This field contains the first (low) byte of data received during the Host Notify protocol of the SMBus 2.0 specification. Software should only consider this field valid when the HOST_NOTIFY_STS bit (D31:F3:SMB_BASE +10, bit 0) is set to 1.

### 19.2.19 NOTIFY\_DHIGH—Notify Data High Byte Register (SMBus—D31:F3)

Register Offset: SMB\_BASE + 17h                      Attribute:                      RO  
 Default Value: 00h                                      Size:                              8 bits

**Note:** This register is in the resume well and is reset by RSMRST#.

Bit	Description
7:0	<b>DATA_HIGH_BYTE</b> — RO. This field contains the second (high) byte of data received during the Host Notify protocol of the SMBus 2.0 specification. Software should only consider this field valid when the HOST_NOTIFY_STS bit (D31:F3:SMB_BASE +10, bit 0) is set to 1.

## §





# 20 PCI Express\* Configuration Registers

## 20.1 PCI Express\* Configuration Registers (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

**Note:** This section assumes the default PCI Express Function Number-to-Root Port mapping is used. Function numbers for a given root port are assignable through the Root Port Function Number and Hide for PCI Express Root Ports register (RCBA+0404h).

**Note:** Register address locations that are not shown in Table 20-1, should be treated as Reserved.

**Table 20-1. PCI Express\* Configuration Registers Address Map (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7) (Sheet 1 of 2)**

Offset	Mnemonic	Register Name	Function 0–7 Default	Attribute
00h–01h	VID	Vendor Identification	8086h	RO
02h–03h	DID	Device Identification	See register description	RO
04h–05h	PCICMD	PCI Command	0000h	R/W, RO
06h–07h	PCISTS	PCI Status	0010h	R/WC, RO
08h	RID	Revision Identification	See register description	RO
09h	PI	Programming Interface	00h	RO
0Ah	SCC	Sub Class Code	04h	RO
0Bh	BCC	Base Class Code	06h	RO
0Ch	CLS	Cache Line Size	00h	R/W
0Dh	PLT	Primary Latency Timer	00h	RO
0Eh	HEADTYP	Header Type	81h	RO
18h–1Ah	BNUM	Bus Number	000000h	R/W
1Bh	SLT	Secondary Latency Timer	00h	RO
1Ch–1Dh	IOBL	I/O Base and Limit	0000h	R/W, RO
1Eh–1Fh	SSTS	Secondary Status Register	0000h	R/WC
20h–23h	MBL	Memory Base and Limit	00000000h	R/W
24h–27h	PMBL	Prefetchable Memory Base and Limit	00010001h	R/W, RO
28h–2Bh	PMBU32	Prefetchable Memory Base Upper 32 Bits	00000000h	R/W
2Ch–2Fh	PMLU32	Prefetchable Memory Limit Upper 32 Bits	00000000h	R/W
34h	CAPP	Capabilities List Pointer	40h	RO
3Ch–3Dh	INTR	Interrupt Information	See bit description	R/W, RO
3Eh–3Fh	BCTRL	Bridge Control Register	0000h	R/W
40h–41h	CLIST	Capabilities List	8010h	RO
42h–43h	XCAP	PCI Express* Capabilities	0042h	R/WO, RO
44h–47h	DCAP	Device Capabilities	00008000h	RO
48h–49h	DCTL	Device Control	0000h	R/W, RO
4Ah–4Bh	DSTS	Device Status	0010h	R/WC, RO
4Ch–4Fh	LCAP	Link Capabilities	See bit description	RO, R/WO
50h–51h	LCTL	Link Control	0000h	R/W, RO





### 20.1.2 DID—Device Identification Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)

Address Offset:	02h–03h	Attribute:	RO
Default Value:	Port 1= Bit Description Port 2= Bit Description Port 3= Bit Description Port 4= Bit Description Port 5= Bit Description Port 6= Bit Description Port 7= Bit Description Port 8= Bit Description	Size:	16 bits

Bit	Description
15:0	<b>Device ID</b> — RO. This is a 16-bit value assigned to the PCH’s PCI Express controller. See <a href="#">Section 1.4</a> or the specification update for the value of the DID Register..

### 20.1.3 PCICMD—PCI Command Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)

Address Offset:	04h–05h	Attribute:	R/W, RO
Default Value:	0000h	Size:	16 bits

Bit	Description
15:11	Reserved
10	<b>Interrupt Disable</b> — R/W. This disables pin-based INTx# interrupts on enabled Hot-Plug and power management events. This bit has no effect on MSI operation. 0 = Internal INTx# messages are generated if there is an interrupt for Hot-Plug or power management and MSI is not enabled. 1 = Internal INTx# messages will not be generated.  This bit does not affect interrupt forwarding from devices connected to the root port. Assert_INTx and de-assert_INTx messages will still be forwarded to the internal interrupt controllers if this bit is set.
9	<b>Fast Back to Back Enable (FBE)</b> — Reserved per the <i>PCI Express* Base Specification</i> .
8	<b>SERR# Enable (SEE)</b> — R/W. 0 = Disable. 1 = Enables the root port to generate an SERR# message when PSTS.SSE is set.
7	<b>Wait Cycle Control (WCC)</b> — Reserved per the <i>PCI Express Base Specification</i> .
6	<b>Parity Error Response (PER)</b> — R/W. 0 = Disable. 1 = Indicates that the device is capable of reporting parity errors as a master on the backbone.
5	<b>VGA Palette Snoop (VPS)</b> — Reserved per the <i>PCI Express* Base Specification</i> .
4	<b>Postable Memory Write Enable (PMWE)</b> — Reserved per the <i>PCI Express* Base Specification</i> .
3	<b>Special Cycle Enable (SCE)</b> — Reserved per the <i>PCI Express* Base Specification</i> .



Bit	Description
2	<p><b>Bus Master Enable (BME)</b> — R/W.</p> <p>0 = Disable. Memory and I/O requests received at a Root Port must be handled as Unsupported Requests.</p> <p>1 = Enable. Allows the root port to forward Memory and I/O Read/Write cycles onto the backbone from a PCI Express* device.</p> <p><b>Note:</b> This bit does not affect forwarding of completions in either upstream or downstream direction nor controls forwarding of requests other than memory or I/O</p>
1	<p><b>Memory Space Enable (MSE)</b> — R/W.</p> <p>0 = Disable. Memory cycles within the range specified by the memory base and limit registers are master aborted on the backbone.</p> <p>1 = Enable. Allows memory cycles within the range specified by the memory base and limit registers can be forwarded to the PCI Express device.</p>
0	<p><b>I/O Space Enable (IOSE)</b> — R/W. This bit controls access to the I/O space registers.</p> <p>0 = Disable. I/O cycles within the range specified by the I/O base and limit registers are master aborted on the backbone.</p> <p>1 = Enable. Allows I/O cycles within the range specified by the I/O base and limit registers can be forwarded to the PCI Express device.</p>

### 20.1.4 PCISTS—PCI Status Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)

Address Offset: 06h-07h  
 Default Value: 0010h

Attribute: R/WC, RO  
 Size: 16 bits

Bit	Description
15	<p><b>Detected Parity Error (DPE)</b> — R/WC.</p> <p>0 = No parity error detected.</p> <p>1 = Set when the root port receives a command or data from the backbone with a parity error. This is set even if PCIMD.PER (D28:F0/F1/F2/F3:04, bit 6) is not set.</p>
14	<p><b>Signaled System Error (SSE)</b> — R/WC.</p> <p>0 = No system error signaled.</p> <p>1 = Set when the root port signals a system error to the internal SERR# logic.</p>
13	<p><b>Received Master Abort (RMA)</b> — R/WC.</p> <p>0 = Root port has not received a completion with unsupported request status from the backbone.</p> <p>1 = Set when the root port receives a completion with unsupported request status from the backbone.</p>
12	<p><b>Received Target Abort (RTA)</b> — R/WC.</p> <p>0 = Root port has not received a completion with completer abort from the backbone.</p> <p>1 = Set when the root port receives a completion with completer abort from the backbone.</p>
11	<p><b>Signaled Target Abort (STA)</b> — R/WC.</p> <p>0 = No target abort received.</p> <p>1 = Set whenever the root port forwards a target abort received from the downstream device onto the backbone.</p>
10:9	<p><b>DEVSEL# Timing Status (DEV_STS)</b> — Reserved per the <i>PCI Express* Base Specification</i>.</p>
8	<p><b>Master Data Parity Error Detected (DPED)</b> — R/WC.</p> <p>0 = No data parity error received.</p> <p>1 = Set when the root port receives a completion with a data parity error on the backbone and PCIMD.PER (D28:F0/F1/F2/F3:04, bit 6) is set.</p>
7	<p><b>Fast Back to Back Capable (FB2BC)</b> — Reserved per the <i>PCI Express* Base Specification</i>.</p>
6	Reserved
5	<p><b>66 MHz Capable</b> — Reserved per the <i>PCI Express* Base Specification</i>.</p>





Bit	Description
4	<b>Capabilities List</b> — RO. Hardwired to 1. Indicates the presence of a capabilities list.
3	<b>Interrupt Status</b> — RO. Indicates status of Hot-Plug and power management interrupts on the root port that result in INTx# message generation. 0 = Interrupt is de-asserted. 1 = Interrupt is asserted. This bit is not set if MSI is enabled. If MSI is not enabled, this bit is set regardless of the state of PCICMD.Interrupt Disable bit (D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7:04h:bit 10).
2:0	Reserved

### 20.1.5 RID—Revision Identification Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)

Offset Address: 08h    Attribute:    RO  
Default Value: See bit description                          Size:    8 bits

Bit	Description
7:0	<b>Revision ID</b> — RO. See Section 1.4 or the specification update for the value of the RID Register.

### 20.1.6 PI—Programming Interface Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)

Address Offset: 09h    Attribute:    RO  
Default Value: 00h    Size:    8 bits

Bit	Description
7:0	<b>Programming Interface</b> — RO. 00h = No specific register level programming interface defined.

### 20.1.7 SCC—Sub Class Code Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)

Address Offset: 0Ah    Attribute:    RO  
Default Value: 04h    Size:    8 bits

Bit	Description
7:0	<b>Sub Class Code (SCC)</b> — RO. This field is determined by bit 2 of the MPC register (D28:F0-5:Offset D8h, bit 2). 04h = PCI-to-PCI bridge. 00h = Host Bridge.





### 20.1.12 BNUM—Bus Number Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)

Address Offset: 18–1Ah Attribute: R/W  
Default Value: 000000h Size: 24 bits

Bit	Description
23:16	<b>Subordinate Bus Number (SBBN)</b> — R/W. Indicates the highest PCI bus number below the bridge.
15:8	<b>Secondary Bus Number (SCBN)</b> — R/W. Indicates the bus number the port.
7:0	<b>Primary Bus Number (PBN)</b> — R/W. Indicates the bus number of the backbone.

### 20.1.13 SLT—Secondary Latency Timer Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)

Address Offset: 1Bh Attribute: RO  
Default Value: 00h Size: 8 bits

Bit	Description
7:0	<b>Secondary Latency Timer</b> — Reserved for a Root Port per the <i>PCI Express* Base Specification</i> .

### 20.1.14 IOBL—I/O Base and Limit Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)

Address Offset: 1Ch–1Dh Attribute: R/W, RO  
Default Value: 0000h Size: 16 bits

Bit	Description
15:12	<b>I/O Limit Address (IOLA)</b> — R/W. I/O Base bits corresponding to address lines 15:12 for 4-KB alignment. Bits [11:4] are assumed to be padded to FFFh.
11:8	<b>I/O Limit Address Capability (IOLC)</b> — RO. Indicates that the bridge does not support 32-bit I/O addressing.
7:4	<b>I/O Base Address (IOBA)</b> — R/W. I/O Base bits corresponding to address lines 15:12 for 4-KB alignment. Bits [3:0] are assumed to be padded to 000h.
3:0	<b>I/O Base Address Capability (IOBC)</b> — RO. Indicates that the bridge does not support 32-bit I/O addressing.

### 20.1.15 SSTS—Secondary Status Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)

Address Offset: 1Eh–1Fh Attribute: R/WC  
Default Value: 0000h Size: 16 bits

Bit	Description
15	<b>Detected Parity Error (DPE)</b> — R/WC. 0 = No error. 1 = The port received a poisoned TLP.

Bit	Description
14	<b>Received System Error (RSE)</b> — R/WC. 0 = No error. 1 = The port received an ERR_FATAL or ERR_NONFATAL message from the device.
13	<b>Received Master Abort (RMA)</b> — R/WC. 0 = Unsupported Request not received. 1 = The port received a completion with “Unsupported Request” status from the device.
12	<b>Received Target Abort (RTA)</b> — R/WC. 0 = Completion Abort not received. 1 = The port received a completion with “Completion Abort” status from the device.
11	<b>Signaled Target Abort (STA)</b> — R/WC. 0 = Completion Abort not sent. 1 = The port generated a completion with “Completion Abort” status to the device.
10:9	<b>Secondary DEVSEL# Timing Status (SDTS):</b> Reserved per <i>PCI Express* Base Specification</i> .
8	<b>Data Parity Error Detected (DPD)</b> — R/WC. 0 = Conditions below did not occur. 1 = Set when the BCTRL.PERE (D28:F0/F1/F2/F3/F4/F5:3E: bit 0) is set, and either of the following two conditions occurs: <ul style="list-style-type: none"> <li>•Port receives completion marked poisoned.</li> <li>•Port poisons a write request to the secondary side.</li> </ul>
7	<b>Secondary Fast Back to Back Capable (SFBC):</b> Reserved per <i>PCI Express* Base Specification</i> .
6	Reserved
5	<b>Secondary 66 MHz Capable (SC66):</b> Reserved per <i>PCI Express* Base Specification</i> .
4:0	Reserved

### 20.1.16 MBL—Memory Base and Limit Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)

Address Offset: 20h–23h                      Attribute:                  R/W  
Default Value: 00000000h                      Size:                        32 bits

Accesses that are within the ranges specified in this register will be sent to the attached device if CMD.MSE (D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7:04:bit 1) is set. Accesses from the attached device that are outside the ranges specified will be forwarded to the backbone if CMD.BME (D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7:04:bit 2) is set. The comparison performed is  $MB \geq AD[31:20] \leq ML$ .

Bit	Description
31:20	<b>Memory Limit (ML)</b> — R/W. These bits are compared with bits 31:20 of the incoming address to determine the upper 1-MB aligned value of the range.
19:16	Reserved
15:4	<b>Memory Base (MB)</b> — R/W. These bits are compared with bits 31:20 of the incoming address to determine the lower 1-MB aligned value of the range.
3:0	Reserved



### 20.1.17 PMBL—Prefetchable Memory Base and Limit Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)

Address Offset: 24h–27h                      Attribute: R/W, RO  
 Default Value: 00010001h                      Size: 32 bits

Accesses that are within the ranges specified in this register will be sent to the device if CMD.MSE (D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7;04, bit 1) is set. Accesses from the device that are outside the ranges specified will be forwarded to the backbone if CMD.BME (D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7;04, bit 2) is set. The comparison performed is  $PMBU32:PMB \geq AD[63:32]:AD[31:20] \leq PMLU32:PML$ .

Bit	Description
31:20	<b>Prefetchable Memory Limit (PML)</b> — R/W. These bits are compared with bits 31:20 of the incoming address to determine the upper 1-MB aligned value of the range.
19:16	<b>64-bit Indicator (I64L)</b> — RO. Indicates support for 64-bit addressing
15:4	<b>Prefetchable Memory Base (PMB)</b> — R/W. These bits are compared with bits 31:20 of the incoming address to determine the lower 1-MB aligned value of the range.
3:0	<b>64-bit Indicator (I64B)</b> — RO. Indicates support for 64-bit addressing

### 20.1.18 PMBU32—Prefetchable Memory Base Upper 32 Bits Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)

Address Offset: 28h–2Bh                      Attribute: R/W  
 Default Value: 00000000h                      Size: 32 bits

Bit	Description
31:0	<b>Prefetchable Memory Base Upper Portion (PMBU)</b> — R/W. Upper 32-bits of the prefetchable address base.

### 20.1.19 PMLU32—Prefetchable Memory Limit Upper 32 Bits Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)

Address Offset: 2Ch–2Fh                      Attribute: R/W  
 Default Value: 00000000h                      Size: 32 bits

Bit	Description
31:0	<b>Prefetchable Memory Limit Upper Portion (PMLU)</b> — R/W. Upper 32-bits of the prefetchable address limit.



## 20.1.20 CAPP—Capabilities List Pointer Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)

Address Offset: 34h Attribute: RO  
Default Value: 40h Size: 8 bits

Bit	Description
7:0	<b>Capabilities Pointer (PTR)</b> — RO. Indicates that the pointer for the first entry in the capabilities list is at 40h in configuration space.

## 20.1.21 INTR—Interrupt Information Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)

Address Offset: 3Ch–3Dh Attribute: R/W, RO  
Default Value: See bit description Size: 16 bits  
Function Level Reset: No (Bits 7:0 only)

Bit	Description																		
15:8	<p><b>Interrupt Pin (IPIN)</b> — RO. Indicates the interrupt pin driven by the root port. At reset, this register takes on the following values that reflect the reset state of the D28IP register in chipset config space:</p> <table border="1"> <thead> <tr> <th>Port</th> <th>Reset Value</th> </tr> </thead> <tbody> <tr><td>1</td><td>D28IP.P1IP</td></tr> <tr><td>2</td><td>D28IP.P2IP</td></tr> <tr><td>3</td><td>D28IP.P3IP</td></tr> <tr><td>4</td><td>D28IP.P4IP</td></tr> <tr><td>5</td><td>D28IP.P5IP</td></tr> <tr><td>6</td><td>D28IP.P6IP</td></tr> <tr><td>7</td><td>D28IP.P7IP</td></tr> <tr><td>8</td><td>D28IP.P8IP</td></tr> </tbody> </table> <p><b>Note:</b> The value that is programmed into D28IP is always reflected in this register.</p>	Port	Reset Value	1	D28IP.P1IP	2	D28IP.P2IP	3	D28IP.P3IP	4	D28IP.P4IP	5	D28IP.P5IP	6	D28IP.P6IP	7	D28IP.P7IP	8	D28IP.P8IP
Port	Reset Value																		
1	D28IP.P1IP																		
2	D28IP.P2IP																		
3	D28IP.P3IP																		
4	D28IP.P4IP																		
5	D28IP.P5IP																		
6	D28IP.P6IP																		
7	D28IP.P7IP																		
8	D28IP.P8IP																		
7:0	<b>Interrupt Line (ILINE)</b> — R/W. Default = 00h. Software written value to indicate which interrupt line (vector) the interrupt is connected to. No hardware action is taken on this register. These bits are not reset by FLR.																		

## 20.1.22 BCTRL—Bridge Control Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)

Address Offset: 3Eh–3Fh Attribute: R/W  
Default Value: 0000h Size: 16 bits

Bit	Description
15:12	Reserved
11	<b>Discard Timer SERR# Enable (DTSE):</b> Reserved per PCI Express* Base Specification, Revision 1.0a
10	<b>Discard Timer Status (DTS):</b> Reserved per PCI Express* Base Specification, Revision 1.0a.
9	<b>Secondary Discard Timer (SDT):</b> Reserved per PCI Express* Base Specification, Revision 1.0a.
8	<b>Primary Discard Timer (PDT):</b> Reserved per PCI Express* Base Specification, Revision 1.0a.



Bit	Description
7	<b>Fast Back to Back Enable (FBE)</b> : Reserved per <i>PCI Express* Base Specification, Revision 1.0a</i> .
6	<b>Secondary Bus Reset (SBR)</b> – R/W. Triggers a hot reset on the PCI Express* port.
5	<b>Master Abort Mode (MAM)</b> : Reserved per Express specification.
4	<b>VGA 16-Bit Decode (V16)</b> – R/W. 0 = VGA range is enabled. 1 = The I/O aliases of the VGA range (see BCTRL:VE definition below), are not enabled, and only the base I/O ranges can be decoded.
3	<b>VGA Enable (VE)</b> – R/W. 0 = The ranges below will not be claimed off the backbone by the root port. 1 = The following ranges will be claimed off the backbone by the root port: <ul style="list-style-type: none"> <li>Memory ranges A0000h-BFFFFh</li> <li>I/O ranges 3B0h – 3BBh and 3C0h – 3DFh, and all aliases of bits 15:10 in any combination of 1s</li> </ul>
2	<b>ISA Enable (IE)</b> – R/W. This bit only applies to I/O addresses that are enabled by the I/O Base and I/O Limit registers and are in the first 64 KB of PCI I/O space. 0 = The root port will not block any forwarding from the backbone as described below. 1 = The root port will block any forwarding from the backbone to the device of I/O transactions addressing the last 768 bytes in each 1-KB block (offsets 100h to 3FFh).
1	<b>SERR# Enable (SE)</b> – R/W. 0 = The messages described below are not forwarded to the backbone. 1 = ERR_COR, ERR_NONFATAL, and ERR_FATAL messages received are forwarded to the backbone.
0	<b>Parity Error Response Enable (PERE)</b> – R/W. When set, 0 = Poisoned write TLPs and completions indicating poisoned TLPs will not set the SSTS.DPD (D28:F0/F1/F2/F3/F4/F5/F6/F7:1E, bit 8). 1 = Poisoned write TLPs and completions indicating poisoned TLPs will set the SSTS.DPD (D28:F0/F1/F2/F3/F4/F5/F6/F7:1E, bit 8).

### 20.1.23 CLIST—Capabilities List Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 40–41h      Attribute: R/WO, RO  
Default Value: 8010h      Size: 16 bits

Bit	Description
15:8	<b>Next Capability (NEXT)</b> – RWO. Indicates the location of the next pointer. The default value of this register is 80h, which points to the MSI Capability structure. Since this is a RWO register, BIOS must write a value to this register, even if it is to re-write the default value.
7:0	<b>Capability ID (CID)</b> – RO. Indicates this is a PCI Express* capability.

### 20.1.24 XCAP—PCI Express\* Capabilities Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 42h–43h      Attribute: R/WO, RO  
Default Value: 0042h      Size: 16 bits

Bit	Description
15:14	Reserved
13:9	<b>Interrupt Message Number (IMN)</b> – RO. The PCH does not have multiple MSI interrupt numbers.

Bit	Description
8	<b>Slot Implemented (SI)</b> — R/WO. Indicates whether the root port is connected to a slot. Slot support is platform specific. BIOS programs this field, and it is maintained until a platform reset.
7:4	<b>Device / Port Type (DT)</b> — RO. Indicates this is a PCI Express* root port.
3:0	<b>Capability Version (CV)</b> — RO. Indicates PCI Express 2.0.

### 20.1.25 DCAP—Device Capabilities Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 44h–47h                      Attribute:            R/WO, RO  
 Default Value: 00008000h                  Size:                  32 bits

Bit	Description
31:28	Reserved
27:26	<b>Captured Slot Power Limit Scale (CSPS)</b> — RO. Not supported.
25:18	<b>Captured Slot Power Limit Value (CSPV)</b> — RO. Not supported.
17:16	Reserved
15	<b>Role Based Error Reporting (RBER)</b> — RO. Indicates that this device implements the functionality defined in the Error Reporting ECN as required by the PCI Express 2.0 specification.
14:12	Reserved
11:9	<b>Endpoint L1 Acceptable Latency (E1AL)</b> — RO. This field is reserved with a setting of 000b for devices other than Endpoints, per the PCI Express 2.0 Spec.
8:6	<b>Endpoint L0 Acceptable Latency (EOAL)</b> — RO. This field is reserved with a setting of 000b for devices other than Endpoints, per the PCI Express 2.0 Spec.
5	<b>Extended Tag Field Supported (ETFS)</b> — RO. Indicates that 8-bit tag fields are supported.
4:3	<b>Phantom Functions Supported (PFS)</b> — RO. No phantom functions supported.
2:0	<b>Max Payload Size Supported (MPS)</b> — R/WO. BIOS should write to this field during system initialization. Only a maximum payload size of 128B is supported. Programming this field to any value other than 000b (128B) will result in aliasing to 128B max payload size.

### 20.1.26 DCTL—Device Control Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 48h–49h                      Attribute:            R/W, RO  
 Default Value: 0000h                          Size:                  16 bits

Bit	Description
15	Reserved
14:12	<b>Max Read Request Size (MRRS)</b> — RO. Hardwired to 0.
11	<b>Enable No Snoop (ENS)</b> — RO. Not supported. The root port will never issue non-snoop requests.
10	<b>Aux Power PM Enable (APME)</b> — R/W. The OS will set this bit to 1 if the device connected has detected aux power. It has no effect on the root port otherwise.
9	<b>Phantom Functions Enable (PFE)</b> — RO. Not supported.
8	<b>Extended Tag Field Enable (ETFE)</b> — RO. Not supported.
7:5	<b>Max Payload Size (MPS)</b> — R/W. The root port only supports 128B max payloads, regardless of the programming of this field. Programming this field to any value other than 000b (128B) will result in aliasing to 128B max payload size. BIOS should program this field prior to enabling BME.
4	<b>Enable Relaxed Ordering (ERO)</b> — RO. Not supported.





Bit	Description
3	<b>Unsupported Request Reporting Enable (URE)</b> — R/W. 0 = The root port will ignore unsupported request errors. 1 = Allows signaling ERR_NONFATAL, ERR_FATAL, or ERR_COR to the Root Control register when detecting an unmasked Unsupported Request (UR). An ERR_COR is signaled when a unmasked Advisory Non-Fatal UR is received. An ERR_FATAL, ERR_or NONFATAL, is sent to the Root Control Register when an uncorrectable non-Advisory UR is received with the severity set by the Uncorrectable Error Severity register.
2	<b>Fatal Error Reporting Enable (FEE)</b> — R/W. 0 = The root port will ignore fatal errors. 1 = Enables signaling of ERR_FATAL to the Root Control register due to internally detected errors or error messages received across the link. Other bits also control the full scope of related error reporting.
1	<b>Non-Fatal Error Reporting Enable (NFE)</b> — R/W. 0 = The root port will ignore non-fatal errors. 1 = Enables signaling of ERR_NONFATAL to the Root Control register due to internally detected errors or error messages received across the link. Other bits also control the full scope of related error reporting.
0	<b>Correctable Error Reporting Enable (CEE)</b> — R/W. 0 = The root port will ignore correctable errors. 1 = Enables signaling of ERR_CORR to the Root Control register due to internally detected errors or error messages received across the link. Other bits also control the full scope of related error reporting.

### 20.1.27 DSTS—Device Status Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 4Ah–4Bh  
Default Value: 0010h

Attribute: R/WC, RO  
Size: 16 bits

Bit	Description
15:6	Reserved
5	<b>Transactions Pending (TDP)</b> — RO. This bit has no meaning for the root port since only one transaction may be pending to the PCH, so a read of this bit cannot occur until it has already returned to 0.
4	<b>AUX Power Detected (APD)</b> — RO. The root port contains AUX power for wakeup.
3	<b>Unsupported Request Detected (URD)</b> — R/WC. Indicates an unsupported request was detected.
2	<b>Fatal Error Detected (FED)</b> — R/WC. Indicates a fatal error was detected. 0 = Fatal has not occurred. 1 = A fatal error occurred from a data link protocol error, link training error, buffer overflow, or malformed TLP.
1	<b>Non-Fatal Error Detected (NFED)</b> — R/WC. Indicates a non-fatal error was detected. 0 = Non-fatal has not occurred. 1 = A non-fatal error occurred from a poisoned TLP, unexpected completions, unsupported requests, completer abort, or completer timeout.
0	<b>Correctable Error Detected (CED)</b> — R/WC. Indicates a correctable error was detected. 0 = Correctable has not occurred. 1 = The port received an internal correctable error from receiver errors / framing errors, TLP CRC error, DLLP CRC error, replay num rollover, replay timeout.



## 20.1.28 LCAP—Link Capabilities Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 4Ch–4Fh                      Attribute: R/WO, RO/V, RO  
 Default Value: See bit description              Size: 32 bits

Bit	Description																											
31:24	<p><b>Port Number (PN)</b> — RO/V. Indicates the port number for the root port. This value is different for each implemented port:</p> <table border="1"> <thead> <tr> <th>Function</th> <th>Port #</th> <th>Value of PN Field</th> </tr> </thead> <tbody> <tr> <td>D28:F0</td> <td>1</td> <td>01h</td> </tr> <tr> <td>D28:F1</td> <td>2</td> <td>02h</td> </tr> <tr> <td>D28:F2</td> <td>3</td> <td>03h</td> </tr> <tr> <td>D28:F3</td> <td>4</td> <td>04h</td> </tr> <tr> <td>D28:F4</td> <td>5</td> <td>05h</td> </tr> <tr> <td>D28:F5</td> <td>6</td> <td>06h</td> </tr> <tr> <td>D28:F6</td> <td>7</td> <td>07h</td> </tr> <tr> <td>D28:F7</td> <td>8</td> <td>08h</td> </tr> </tbody> </table>	Function	Port #	Value of PN Field	D28:F0	1	01h	D28:F1	2	02h	D28:F2	3	03h	D28:F3	4	04h	D28:F4	5	05h	D28:F5	6	06h	D28:F6	7	07h	D28:F7	8	08h
Function	Port #	Value of PN Field																										
D28:F0	1	01h																										
D28:F1	2	02h																										
D28:F2	3	03h																										
D28:F3	4	04h																										
D28:F4	5	05h																										
D28:F5	6	06h																										
D28:F6	7	07h																										
D28:F7	8	08h																										
23:22	Reserved																											
21	<b>Link Bandwidth Notification Capability (LBNC)</b> — RO. Hardwired to 1b to indicate that this port supports Link Bandwidth Notification status and interrupt mechanisms.																											
20	<b>Link Active Reporting Capable (LARC)</b> — RO. Hardwired to 1b to indicate that this port supports the optional capability of reporting the DL_Active state of the Data Link Control and Management State Machine.																											
19:18	Reserved																											
17:15	<p><b>L1 Exit Latency (EL1)</b> — R/WO. Indicates an exit latency of 2us to 4us.</p> <p>000b = Less than 1us          001b = 1 us to less than 2 us          010b = 2 us to less than 4 us          011b = 4 us to less than 8 us          100b = 8 us to less than 16 us          101b = 16 us to less than 32 us          110b = 32 us to 64 us          111b = more than 64 us</p>																											
14:12	<p><b>L0s Exit Latency (ELO)</b> — RO/V. Indicates an exit latency based upon common-clock configuration.</p> <table border="1"> <thead> <tr> <th>LCLT.CCC</th> <th>Value of ELO (these bits)</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>MPC.UCEL (D28:F0/F1/F2/F3:D8h:bits20:18)</td> </tr> <tr> <td>1</td> <td>MPC.CCEL (D28:F0/F1/F2/F3:D8h:bits17:15)</td> </tr> </tbody> </table> <p><b>Note:</b> LCLT.CCC is at D28:F0/F1/F2/F3/F4/F5/F6/F7:50h:bit 6</p>	LCLT.CCC	Value of ELO (these bits)	0	MPC.UCEL (D28:F0/F1/F2/F3:D8h:bits20:18)	1	MPC.CCEL (D28:F0/F1/F2/F3:D8h:bits17:15)																					
LCLT.CCC	Value of ELO (these bits)																											
0	MPC.UCEL (D28:F0/F1/F2/F3:D8h:bits20:18)																											
1	MPC.CCEL (D28:F0/F1/F2/F3:D8h:bits17:15)																											
11:10	<p><b>Active State Power Management Support (APMS)</b> — R/WO. Indicates what level of active state link power management is supported on the root port. The default value of this field is 11b.</p> <p><b>Note:</b> While the PCH supports L0s, the platform does not and due to this being a PCIe Gen2 compliant root port, there is no way of identifying L1 only support.</p> <table border="1"> <thead> <tr> <th>Bits</th> <th>Definition</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Reserved</td> </tr> <tr> <td>01b</td> <td>L0s Entry Supported</td> </tr> <tr> <td>10b</td> <td>Reserved</td> </tr> <tr> <td>11b</td> <td>Both L0s and L1 Entry Supported</td> </tr> </tbody> </table>	Bits	Definition	00b	Reserved	01b	L0s Entry Supported	10b	Reserved	11b	Both L0s and L1 Entry Supported																	
Bits	Definition																											
00b	Reserved																											
01b	L0s Entry Supported																											
10b	Reserved																											
11b	Both L0s and L1 Entry Supported																											



Bit	Description
9:4	<p><b>Maximum Link Width (MLW)</b> — RO/V. For the root ports, several values can be taken, readable through PCI config space at offset FCh.</p> <p>These bits are set by the PCIEPCS1[1:0] soft strap in the PCHSTRP9 record.  <b>Note:</b> Support for 1 x2 or 1 x4 configuration on PCIe Port 1 is only available per <a href="#">Section 5.1</a> "Flexible IO" guidelines.</p> <p>000011 = 1 x4: Port 1 (x4)  000010 = Reserved  000001 = 1 x2 and 2 x1s: Port 1 (x2), Port 3 (x1) and Port 4 (x1)  000000 = 4 x1s: Port 1 (x1), Port 2 (x1), Port 3 (x1) and Port 4 (x1)</p> <p>This bit is set by the PCIEPCS2[1:0] soft strap in the PCHSTRP9 record.  000011 = 1 x4: Port 5 (x4)  000010 = Reserved  000001 = 1 x2 and 2 x1s: Port 5 (x2), Port 7 (x1) and Port 8 (x1)  000000 = 4 x1s: Port 5 (x1), Port 6 (x1), Port 7 (x1) and Port 8 (x1)</p>
3:0	<p><b>Maximum Link Speed (MLS)</b> — RO.</p> <p>0001b = indicates the link speed is 2.5 Gb/s  0010b = 5.0 Gb/s and 2.5Gb/s link speeds supported  <b>Note:</b> These bits report a value of 0001b if Gen2 disable bit 14 is set in the MPC register, else the value reported is 0010b</p>

### 20.1.29 LCTL—Link Control Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 50h–51h                      Attribute:                      R/W, RO  
Default Value: 0000h                      Size:                      16 bits

Bit	Description
15:10	Reserved
9	<b>Hardware Autonomous Width Disable</b> — RO. Hardware never attempts to change the link width except when attempting to correct unreliable Link operation.
8	Reserved
7	<b>Extended Synch (ES)</b> — R/W. 0 = Extended synch disabled. 1 = Forces extended transmission of FTS ordered sets in FTS and extra TS2 at exit from L1 prior to entering L0.
6	<b>Common Clock Configuration (CCC)</b> — R/W. 0 = The PCH and device are not using a common reference clock. 1 = The PCH and device are operating with a distributed common reference clock.
5	<b>Retrain Link (RL)</b> — R/W. 0 = This bit always returns 0 when read. 1 = The root port will train its downstream link. <b>Note:</b> Software uses LSTS.LT (D28:F0/F1/F2/F3/F4/F5/F6/F7:52, bit 11) to check the status of training. <b>Note:</b> It is permitted to write 1b to this bit while simultaneously writing modified values to other fields in this register. If the LTSSM is not already in Recovery or Configuration, the resulting Link training must use the modified values. If the LTSSM is already in Recovery or Configuration, the modified values are not required to affect the Link training that is already in progress.
4	<b>Link Disable (LD)</b> — R/W. 0 = Link enabled. 1 = The root port will disable the link.




Bit	Description
3	<b>Read Completion Boundary Control (RCBC)</b> — RO. Indicates the read completion boundary is 64 bytes.
2	Reserved
1:0	<b>Active State Link PM Control (APMC)</b> — R/W. Indicates whether the root port should enter L0s or L1 or both. In the PCH, Only L1 entry is supported. Do not write "01" or "11" to this register 00 = Disabled 01 = L0s Entry Enabled 10 = L1 Entry Enabled 11 = L0s and L1 Entry Enabled

### 20.1.30 LSTS—Link Status Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 52h–53h                      Attribute: RO  
 Default Value: See bit description              Size: 16 bits

Bit	Description																		
15:14	Reserved																		
13	<b>Data Link Layer Active (DLLA)</b> — RO. Default value is 0b. 0 = Data Link Control and Management State Machine is not in the DL_Active state 1 = Data Link Control and Management State Machine is in the DL_Active state																		
12	<b>Slot Clock Configuration (SCC)</b> — RO. Set to 1b to indicate that the PCH uses the same reference clock as on the platform and does not generate its own clock.																		
11	<b>Link Training (LT)</b> — RO. Default value is 0b. 0 = Link training completed. 1 = Link training is occurring.																		
10	<b>Link Training Error (LTE)</b> — RO. Not supported. Set value is 0b.																		
9:4	<b>Negotiated Link Width (NLW)</b> — RO. This field indicates the negotiated width of the given PCI Express* link. The contents of this NLW field is undefined if the link has not successfully trained.  <table border="1"> <thead> <tr> <th>Port #</th> <th>Possible Values</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>000001b, 000010b, 000100b</td> </tr> <tr> <td>2</td> <td>000001b</td> </tr> <tr> <td>3</td> <td>000001b, 000010b</td> </tr> <tr> <td>4</td> <td>000001b</td> </tr> <tr> <td>5</td> <td>000001b, 000010b, 000100b</td> </tr> <tr> <td>6</td> <td>000001b</td> </tr> <tr> <td>7</td> <td>000001b, 000010b</td> </tr> <tr> <td>8</td> <td>000001b</td> </tr> </tbody> </table> <b>Note:</b> 000001b = x1 link width, 000010b = x2 linkwidth, 000100b = x4 linkwidth	Port #	Possible Values	1	000001b, 000010b, 000100b	2	000001b	3	000001b, 000010b	4	000001b	5	000001b, 000010b, 000100b	6	000001b	7	000001b, 000010b	8	000001b
Port #	Possible Values																		
1	000001b, 000010b, 000100b																		
2	000001b																		
3	000001b, 000010b																		
4	000001b																		
5	000001b, 000010b, 000100b																		
6	000001b																		
7	000001b, 000010b																		
8	000001b																		
3:0	<b>Link Speed (LS)</b> — RO. This field indicates the negotiated Link speed of the given PCI Express* link. 0001b = Link is 2.5 Gb/s 0010b = Link is 5.0 Gb/s																		





Bit	Description
4	Reserved
3	<b>Presence Detect Changed Enable (PDE)</b> — R/W. 0 = Hot-plug interrupts based on presence detect logic changes is disabled. 1 = Enables the generation of a Hot-Plug interrupt or wake message when the presence detect logic changes state.
2:0	Reserved

### 20.1.33 SLSTS—Slot Status Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 5Ah–5Bh  
Default Value: 0000h

Attribute: R/WC, RO  
Size: 16 bits

Bit	Description
15:9	Reserved
8	<b>Link Active State Changed (LASC)</b> — R/WC. 1 = This bit is set when the value reported in Data Link Layer Link Active field of the Link Status register (D28:F0/F1/F2/F3/F4/F5/F6/F7:52h:bit 13) is changed. In response to a Data Link Layer State Changed event, software must read Data Link Layer Link Active field of the Link Status register to determine if the link is active before initiating configuration cycles to the hot-plugged device.
7	Reserved
6	<b>Presence Detect State (PDS)</b> — RO. If XCAP.SI (D28:F0/F1/F2/F3/F4/F5/F6/F7:42h:bit 8) is set (indicating that this root port spawns a slot), then this bit: 0 = Indicates the slot is empty. 1 = Indicates the slot has a device connected. Otherwise, if XCAP.SI is cleared, this bit is always set (1).
5	<b>MRL Sensor State (MS)</b> — Reserved as the MRL sensor is not implemented.
4	Reserved
3	<b>Presence Detect Changed (PDC)</b> — R/WC. 0 = No change in the PDS bit. 1 = The PDS bit changed states.
2	<b>MRL Sensor Changed (MSC)</b> — Reserved as the MRL sensor is not implemented.
1	<b>Power Fault Detected (PFD)</b> — Reserved as a power controller is not implemented.
0	Reserved





### 20.1.36 DCAP2—Device Capabilities 2 Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 64h–67h                      Attribute: RO  
Default Value: 00080816h                      Size: 32 bits

Bit	Description
31:5	Reserved
4	<b>Completion Timeout Disable Supported (CTDS)</b> — RO. A value of 1b indicates support for the Completion Timeout Disable mechanism.
3:0	<b>Completion Timeout Ranges Supported (CTRS)</b> — RO. This field indicates device support for the optional Completion Timeout programmability mechanism. This mechanism allows system software to modify the Completion Timeout value. This field is hardwired to support 10 ms to 250 ms and 250 ms to 4 s.

### 20.1.37 DCTL2—Device Control 2 Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 68h–69h                      Attribute: RO, R/W  
Default Value: 0000h                      Size: 16 bits

Bit	Description
15:5	Reserved
4	<b>Completion Timeout Disable (CTD)</b> — R/W. When set to 1b, this bit disables the Completion Timeout mechanism. If there are outstanding requests when the bit is cleared, it is permitted but not required for hardware to apply the completion timeout mechanism to the outstanding requests. If this is done, it is permitted to base the start time for each request on either the time this bit was cleared or the time each request was issued.
3:0	<b>Completion Timeout Value (CTV)</b> — R/W. This field allows system software to modify the Completion Timeout value. 0000b = Default range: 40–50 ms (specification range 50 us to 50 ms) 0101b = 40–50 ms (specification range is 16 ms to 55 ms) 0110b = 160–170 ms (specification range is 65 ms to 210 ms) 1001b = 400–500 ms (specification range is 260 ms to 900 ms) 1010b = 1.6–1.7 s (specification range is 1 s to 3.5 s) All other values are Reserved.  <b>Note:</b> Software is permitted to change the value in this field at any time. For requests already pending when the Completion Timeout Value is changed, hardware is permitted to use either the new or the old value for the outstanding requests, and is permitted to base the start time for each request either on when this value was changed or on when each request was issued.





### 20.1.38 LCTL2—Link Control 2 Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 70h-71h  
Default Value: 0002h

Attribute: R/W  
Size: 16 bits

Bit	Description
15:13	Reserved
12	<p><b>Compliance De-Emphasis (CD)</b> — R/W. This bit sets the de-emphasis level in Polling.Compliance state if the entry occurred due to the Enter Compliance bit being 1b. Encodings: 0 = -6 dB 1 = -3.5 dB When the Link is operating at 2.5 GT/s, the setting of this bit has no effect. The default value of this bit is 0b. This bit is intended for debug, compliance testing purposes. System firmware and software are allowed to modify this bit only during debug or compliance testing.</p>
11	<p><b>Compliance SOS (CSOS)</b> — R/W. When set to 1b, the LTSSM is required to send SKP Ordered Sets periodically in between the (modified) compliance patterns. The default value of this bit is 0b.</p>
10	<p><b>Enter Modified Compliance (EMC)</b> — R/W. When this bit is set to 1b, the device transmits Modified Compliance Pattern if the LTSSM enters Polling.Compliance substrate. This register is intended for debug, compliance testing purposes only and the system must ensure it is set to the default value during normal operation. The default value of this bit is 0b.</p>
9:7	<p><b>Transmit Margin (TM)</b> — R/W. This field controls the value of the non-de-emphasized voltage level at the Transmitter pins. This field is reset to 000b on entry to the LTSSM Polling.Configuration substrate (see PCI Express Chapter 4 for details of how the Transmitter voltage level is determined in various states). Encodings: <b>000b</b> Normal operating range <b>001b</b> 800-1200 mV for full swing and 400-700 mV for half-swing <b>010b - (n-1)</b> Values must be monotonic with a non-zero slope. The value of n must be greater than 3 and less than 7. At least two of these must be below the normal operating range of n: 200-400 mV for full-swing and 100-200 mV for half-swing <b>n - 111b</b> Reserved For a Multi-Function device associated with an Upstream Port, the field in Function 0 is of type RWS, and only Function 0 controls the component's Link behavior. In all other Functions of that device, this field is of type RsvdP. Default value of this field is 000b. Components that support only the 2.5 GT/s speed are permitted to hard wire this bit to 000b. This register is intended for debug, compliance testing purposes only and the system must ensure it is set to the default value during normal operation.</p>
6	<p><b>Selectable De-emphasis (SD)</b> — R/W. When the Link is operating at 5.0 GT/s speed, this bit selects the level of de-emphasis for an Upstream component. Encodings: 0 = -6 dB 1 = -3.5 dB When the Link is operating at 2.5 GT/s speed, the setting of this bit has no effect.</p>



Bit	Description
5	Reserved
4	<b>Enter Compliance (EC)</b> — R/W. Software is permitted to force a Link to enter Compliance mode at the speed indicated in the Target Link Speed field by setting this bit to 1b in both components on a Link and then initiating a hot reset on the Link.
3:0	<b>Target Link Speed (TLS)</b> — R/W. This field sets an upper limit on Link operational speed by restricting the values advertised by the upstream component in its training sequences. 0001b = 2.5 GT/s Target Link Speed 0010b = 5.0 GT/s and 2.5 GT/s Target Link Speeds All other values reserved.

### 20.1.39 LSTS2—Link Status 2 Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 72h–73h                      Attribute: RO  
 Default Value: 0000h                      Size: 16 bits

Bit	Description
15:1	Reserved
0	<b>Current De-emphasis Level (CDL)</b> — RO. When the Link is operating at 5 GT/s speed, this bit reflects the level of de-emphasis. Encodings: 0 = 6 dB 1 = 3.5 dB The value in this bit is undefined when the Link is operating at 2.5 GT/s speed.

### 20.1.40 MID—Message Signaled Interrupt Identifiers Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 80h–81h                      Attribute: RO  
 Default Value: 9005h                      Size: 16 bits

Bit	Description
15:8	<b>Next Pointer (NEXT)</b> — RO. Indicates the location of the next pointer in the list.
7:0	<b>Capability ID (CID)</b> — RO. Capabilities ID indicates MSI.

### 20.1.41 MC—Message Signaled Interrupt Message Control Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 82–83h                      Attribute: R/W, RO  
 Default Value: 0000h                      Size: 16 bits

Bit	Description
15:8	Reserved
7	<b>64 Bit Address Capable (C64)</b> — RO. Capable of generating a 32-bit message only.





### 20.1.45 SVID—Subsystem Vendor Identification Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 94h–97h                      Attribute: R/WO  
 Default Value: 00000000h                  Size: 32 bits

Bit	Description
31:16	<b>Subsystem Identifier (SID)</b> — R/WO. Indicates the subsystem as identified by the vendor. This field is write once and is locked down until a bridge reset occurs (not the PCI bus reset).
15:0	<b>Subsystem Vendor Identifier (SVID)</b> — R/WO. Indicates the manufacturer of the subsystem. This field is write once and is locked down until a bridge reset occurs (not the PCI bus reset).

### 20.1.46 PMCAP—Power Management Capability Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: A0h–A1h                      Attribute: RO  
 Default Value: 0001h                        Size: 16 bits

Bit	Description
15:8	<b>Next Capability (NEXT)</b> — RO. Indicates this is the last item in the list.
7:0	<b>Capability Identifier (CID)</b> — RO. Value of 01h indicates this is a PCI power management capability.

### 20.1.47 PMC—PCI Power Management Capabilities Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: A2h–A3h                      Attribute: RO  
 Default Value: C803h                        Size: 16 bits

Bit	Description
15:11	<b>PME_Support (PMES)</b> — RO. Indicates PME# is supported for states D0, D3 <sub>HOT</sub> and D3 <sub>COLD</sub> . The root port does not generate PME#, but reporting that it does is necessary for some legacy operating systems to enable PME# in devices connected behind this root port.
10	<b>D2_Support (D2S)</b> — RO. The D2 state is not supported.
9	<b>D1_Support (D1S)</b> — RO. The D1 state is not supported.
8:6	<b>Aux_Current (AC)</b> — RO. Reports 375 mA maximum suspend well current required when in the D3 <sub>COLD</sub> state.
5	<b>Device Specific Initialization (DSI)</b> — RO. 1 = Indicates that no device-specific initialization is required.
4	Reserved
3	<b>PME Clock (PMEC)</b> — RO. 1 = Indicates that PCI clock is not required to generate PME#.
2:0	<b>Version (VS)</b> — RO. Indicates support for <i>Revision 1.2 of the PCI Power Management Specification</i> .







Bit	Description																		
17:15	<b>Common Clock Exit Latency (CCEL)</b> — R/W. This value represents the L0s Exit Latency for common-clock configurations (LCTL.CCC = 1) (D28:F0/F1/F2/F3/F4/F5/F6/F7:Offset 50h:bit 6). It defaults to 128 ns to less than 256 ns, but may be overridden by BIOS.																		
14	<b>PCIe 2.0 Speed Disable</b> — R/W. 0 = PCIe supported data rate is defined as set through Supported Link Speed and Target Link Speed settings. 1 = PCIe supported data rate is limited to 2.5 GT/s (Gen1). Supported Link Speed register bits will reflect "0001b" when this bit is set. When this bit is changed, link retrain needs to be performed for the change to be effective.																		
13:8	Reserved																		
7	<b>Port I/OxAPIC Enable (PAE)</b> — R/W. 0 = Hole is disabled. 1 = A range is opened through the bridge for the following memory addresses: <table border="1" style="margin-left: 40px;"> <thead> <tr> <th>Port #</th> <th>Address</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>FEC1_0000h - FEC1_7FFFh</td> </tr> <tr> <td>2</td> <td>FEC1_8000h - FEC1_FFFFh</td> </tr> <tr> <td>3</td> <td>FEC2_0000h - FEC2_7FFFh</td> </tr> <tr> <td>4</td> <td>FEC2_8000h - FEC2_FFFFh</td> </tr> <tr> <td>5</td> <td>FEC3_0000h - FEC3_7FFFh</td> </tr> <tr> <td>6</td> <td>FEC3_8000h - FEC3_FFFFh</td> </tr> <tr> <td>7</td> <td>FEC4_0000h - FEC4_7FFFh</td> </tr> <tr> <td>8</td> <td>FEC4_8000h - FEC4_FFFFh</td> </tr> </tbody> </table>	Port #	Address	1	FEC1_0000h - FEC1_7FFFh	2	FEC1_8000h - FEC1_FFFFh	3	FEC2_0000h - FEC2_7FFFh	4	FEC2_8000h - FEC2_FFFFh	5	FEC3_0000h - FEC3_7FFFh	6	FEC3_8000h - FEC3_FFFFh	7	FEC4_0000h - FEC4_7FFFh	8	FEC4_8000h - FEC4_FFFFh
Port #	Address																		
1	FEC1_0000h - FEC1_7FFFh																		
2	FEC1_8000h - FEC1_FFFFh																		
3	FEC2_0000h - FEC2_7FFFh																		
4	FEC2_8000h - FEC2_FFFFh																		
5	FEC3_0000h - FEC3_7FFFh																		
6	FEC3_8000h - FEC3_FFFFh																		
7	FEC4_0000h - FEC4_7FFFh																		
8	FEC4_8000h - FEC4_FFFFh																		
6:4	Reserved																		
3	<b>MCTP Support Enable (MCTPSE)</b> — R/W. 0 = MCTP message is not supported across the PCIe root port on both the upstream and downstream directions and the MCTP message will be silently discarded. 1 = The corresponding PCIe root port would be able to forward MCTP messages on both upstream and downstream directions.																		
2	<b>Bridge Type (BT)</b> — R/WO. This register can be used to modify the Base Class and Header Type fields from the default PCI-to-PCI bridge to a Host Bridge. Having the root port appear as a Host Bridge is useful in some server configurations. 0 = The root port bridge type is a PCI-to-PCI Bridge, Header Sub-Class = 04h, and Header Type = Type 1. 1 = The root port bridge type is a PCI-to-PCI Bridge, Header Sub-Class = 00h, and Header Type = Type 0.																		
1	<b>Hot Plug SMI Enable (HPME)</b> — R/W. 0 = SMI generation based on a Hot-Plug event is disabled. 1 = Enables the root port to generate SMI whenever a Hot-Plug event is detected.																		
0	<b>Power Management SMI Enable (PMME)</b> — R/W. 0 = SMI generation based on a power management event is disabled. 1 = Enables the root port to generate SMI whenever a power management event is detected.																		









## 20.1.55 PEETM — PCI Express\* Extended Test Mode Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 324h–327h                      Attribute: RO  
Default Value: See Description                Size: 32 bits

Bit	Description
31:5	Reserved
4	<p><b>Lane Reversal (LR)</b> — RO.</p> <p>This register reads the setting of the PCIELR1 soft strap for port 1 and the PCIELR2 soft strap for port 5.</p> <p>0 = No Lane reversal (default). 1 = PCI Express lanes 0-3 (register in port 1) or lanes 4-7 (register in port 5) are reversed.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"><li>1. The port configuration straps must be set such that Port 1 or Port 5 is configured as a x4 port using lanes 0–3, or 4–7 when Lane Reversal is enabled. x2 lane reversal is not supported.</li><li>2. This register is only valid on port 1 (for ports 1–4) or port 5 (for ports 5–8).</li></ol>
3	Reserved
2	<p><b>Scrambler Bypass Mode (BAU)</b> — R/W.</p> <p>0 = Normal operation. Scrambler and descrambler are used. 1 = Bypasses the data scrambler in the transmit direction and the data de-scrambler in the receive direction.</p> <p><b>Note:</b> This functionality intended for debug/testing only. <b>Note:</b> If bypassing scrambler with the PCH root port 1 in x4 configuration, each PCH root port must have this bit set.</p>
1:0	Reserved



## 20.2 PCI Express\* Advanced Error Reporting (AER)

### 20.2.1 Advanced Error Reporting Configuration Registers (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

**Table 20-2. PCI Express\* Error Reporting Configuration Registers Address Map (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)**

Offset	Mnemonic	Register Name	Function 0–7 Default	Attribute
100h–103h	AECH	Advanced Error Reporting Capability Header	00000000h	R/WO, RO
104h–107h	UES	Uncorrectable Error Status	See bit description	R/WC, RO
108h–10Bh	UEM	Uncorrectable Error Mask	00000000h	R/WO, RO
10Ch–10Fh	UEV	Uncorrectable Error Severity	00060011h	RO
110h–113h	CES	Correctable Error Status	00000000h	R/WC
114h–117h	CEM	Correctable Error Mask	00002000h	R/WO
118h–11Bh	AECC	Advanced Error Capabilities and Control	00000000h	RO
11Ch–12Bh	HL	Header Log	All 00h	RO
12Ch–12Fh	REC	Root Error Command	00000000h	R/W, RO
130h–133h	RES	Root Error Status	00000000h	R/WC, RO
134h–138h	ESID	Error Source Identification	00000000h	R/W

#### 20.2.1.1 AECH—Advanced Error Capability Header (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 100h–103h                      Attribute: R/WO, RO  
 Default Value: 00000000h                      Size: 32 bits

The AER capability can optionally be included or excluded from the capabilities list.

Bit	Description
31:20	<b>Next Capability Offset (NCO):</b> Set to 000h as this is the last capability in the list.
19:16	<b>Capability Version (CV):</b> For systems that support AER, BIOS should write a 1h to this register else it should write 0.
15:0	<b>Capability ID (CID):</b> For systems that support AER, BIOS should write a 0001h to this register else it should write 0.

#### 20.2.1.2 UES—Uncorrectable Error Status Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 104h–107h                      Attribute: R/WC, RO  
 Default Value: 000000000000x0xxx0x0x00000000x0000bSize: 32 bits

This register maintains its state through a platform reset. It loses its state upon suspend.

Bit	Description
31:21	Reserved
20	<b>Unsupported Request Error Status (URE)</b> — R/WC. Indicates an unsupported request was received.
19	<b>ECRC Error Status (EE)</b> — RO. ECRC is not supported.



Bit	Description
18	<b>Malformed TLP Status (MT)</b> — R/WC. Indicates a malformed TLP was received.
17	<b>Receiver Overflow Status (RO)</b> — R/WC. Indicates a receiver overflow occurred.
16	<b>Unexpected Completion Status (UC)</b> — R/WC. Indicates an unexpected completion was received.
15	<b>Completion Abort Status (CA)</b> — R/WC. Indicates a completer abort was received.
14	<b>Completion Timeout Status (CT)</b> — R/WC. Indicates a completion timed out. This bit is set if Completion Timeout is enabled and a completion is not returned within the time specified by the Completion Timeout Value
13	<b>Flow Control Protocol Error Status (FCPE)</b> — RO. Flow Control Protocol Errors not supported.
12	<b>Poisoned TLP Status (PT)</b> — R/WC. Indicates a poisoned TLP was received.
11:5	Reserved
4	<b>Data Link Protocol Error Status (DLPE)</b> — R/WC. Indicates a data link protocol error occurred.
3:1	Reserved
0	<b>Training Error Status (TE)</b> — RO. Training Errors not supported.

### 20.2.1.3 UEM—Uncorrectable Error Mask Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 108h-10Bh                      Attribute: R/WO, RO  
 Default Value: 00000000h                      Size: 32 bits

When set, the corresponding error in the UES register is masked, and the logged error will cause no action. When cleared, the corresponding error is enabled.

Bit	Description
31:21	Reserved
20	<b>Unsupported Request Error Mask (URE)</b> — R/WO. 0 = The corresponding error in the UES register (D28:F0/F1/F2/F3/F4/F5/F6/F7:144) is enabled. 1 = The corresponding error in the UES register (D28:F0/F1/F2/F3/F4/F5/F6/F7:144) is masked.
19	<b>ECRC Error Mask (EE)</b> — RO. ECRC is not supported.
18	<b>Malformed TLP Mask (MT)</b> — R/WO. 0 = The corresponding error in the UES register (D28:F0/F1/F2/F3/F4/F5/F6/F7:144) is enabled. 1 = The corresponding error in the UES register (D28:F0/F1/F2/F3/F4/F5/F6/F7:144) is masked.
17	<b>Receiver Overflow Mask (RO)</b> — R/WO. 0 = The corresponding error in the UES register (D28:F0/F1/F2/F3/F4/F5/F6/F7:144) is enabled. 1 = The corresponding error in the UES register (D28:F0/F1/F2/F3/F4/F5/F6/F7:144) is masked.
16	<b>Unexpected Completion Mask (UC)</b> — R/WO. 0 = The corresponding error in the UES register (D28:F0/F1/F2/F3/F4/F5/F6/F7:144) is enabled. 1 = The corresponding error in the UES register (D28:F0/F1/F2/F3/F4/F5/F6/F7:144) is masked.
15	<b>Completion Abort Mask (CA)</b> — R/WO. 0 = The corresponding error in the UES register (D28:F0/F1/F2/F3/F4/F5/F6/F7:144) is enabled. 1 = The corresponding error in the UES register (D28:F0/F1/F2/F3/F4/F5/F6/F7:144) is masked.
14	<b>Completion Timeout Mask (CT)</b> — R/WO. 0 = The corresponding error in the UES register (D28:F0/F1/F2/F3/F4/F5/F6/F7:144) is enabled. 1 = The corresponding error in the UES register (D28:F0/F1/F2/F3/F4/F5/F6/F7:144) is masked.
13	<b>Flow Control Protocol Error Mask (FCPE)</b> — RO. Flow Control Protocol Errors not supported.
12	<b>Poisoned TLP Mask (PT)</b> — R/WO. 0 = The corresponding error in the UES register (D28:F0/F1/F2/F3/F4/F5/F6/F7:144) is enabled. 1 = The corresponding error in the UES register (D28:F0/F1/F2/F3/F4/F5/F6/F7:144) is masked.
11:5	Reserved
4	<b>Data Link Protocol Error Mask (DLPE)</b> — R/WO. 0 = The corresponding error in the UES register (D28:F0/F1/F2/F3/F4/F5/F6/F7:144) is enabled. 1 = The corresponding error in the UES register (D28:F0/F1/F2/F3/F4/F5/F6/F7:144) is masked.
3:1	Reserved



Bit	Description
0	<b>Training Error Mask (TE)</b> — RO. Training Errors not supported

#### 20.2.1.4 UEV — Uncorrectable Error Severity Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 10Ch–10Fh                      Attribute:                      RO, R/W  
 Default Value: 00060011h                      Size:                              32 bits

Bit	Description
31:21	Reserved
20	<b>Unsupported Request Error Severity (URE)</b> — R/W. 0 = Error considered non-fatal. (Default) 1 = Error is fatal.
19	<b>ECRC Error Severity (EE)</b> — RO. ECRC is not supported.
18	<b>Malformed TLP Severity (MT)</b> — R/W. 0 = Error considered non-fatal. 1 = Error is fatal. (Default)
17	<b>Receiver Overflow Severity (RO)</b> — R/W. 0 = Error considered non-fatal. 1 = Error is fatal. (Default)
16	Reserved
15	<b>Completion Abort Severity (CA)</b> — R/W. 0 = Error considered non-fatal. (Default) 1 = Error is fatal.
14	<b>Completion Timeout Severity (CT)</b> — R/W. 0 = Error considered non-fatal. (Default) 1 = Error is fatal.
13	<b>Flow Control Protocol Error Severity (FCPE)</b> — RO. Flow Control Protocol Errors not supported.
12	<b>Poisoned TLP Severity (PT)</b> — R/W. 0 = Error considered non-fatal. (Default) 1 = Error is fatal.
11:5	Reserved
4	<b>Data Link Protocol Error Severity (DLPE)</b> — R/W. 0 = Error considered non-fatal. 1 = Error is fatal. (Default)
3:1	Reserved
0	<b>Training Error Severity (TE)</b> — R/W. TE is not supported.

#### 20.2.1.5 CES — Correctable Error Status Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 110h–113h                      Attribute:                      R/WC  
 Default Value: 00000000h                      Size:                              32 bits

Bit	Description
31:14	Reserved
13	<b>Advisory Non-Fatal Error Status (ANFES)</b> — R/WC. 0 = Advisory Non-Fatal Error did not occur. 1 = Advisory Non-Fatal Error did occur.
12	<b>Replay Timer Timeout Status (RTT)</b> — R/WC. Indicates the replay timer timed out.



Bit	Description
11:9	Reserved
8	<b>Replay Number Rollover Status (RNR)</b> — R/WC. Indicates the replay number rolled over.
7	<b>Bad DLLP Status (BD)</b> — R/WC. Indicates a bad DLLP was received.
6	<b>Bad TLP Status (BT)</b> — R/WC. Indicates a bad TLP was received.
5:1	Reserved
0	<b>Receiver Error Status (RE)</b> — R/WC. Indicates a receiver error occurred.

**20.2.1.6 CEM — Correctable Error Mask Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)**

Address Offset: 114h–117h                      Attribute: R/WO  
 Default Value: 00002000h                      Size: 32 bits

When set, the corresponding error in the CES register is masked, and the logged error will cause no action. When cleared, the corresponding error is enabled.

Bit	Description
31:14	Reserved
13	<b>Advisory Non-Fatal Error Mask (ANFEM)</b> — R/WO. 0 = Does not mask Advisory Non-Fatal errors. 1 = Masks Advisory Non-Fatal errors from (a) signaling ERR_COR to the device control register and (b) updating the Uncorrectable Error Status register. This register is set by default to enable compatibility with software that does not comprehend Role-Based Error Reporting. <b>Note:</b> The correctable error detected bit in device status register is set whenever the Advisory Non-Fatal error is detected, independent of this mask bit.
12	<b>Replay Timer Timeout Mask (RTT)</b> — R/WO. Mask for replay timer timeout.
11:9	Reserved
8	<b>Replay Number Rollover Mask (RNR)</b> — R/WO. Mask for replay number rollover.
7	<b>Bad DLLP Mask (BD)</b> — R/WO. Mask for bad DLLP reception.
6	<b>Bad TLP Mask (BT)</b> — R/WO. Mask for bad TLP reception.
5:1	Reserved
0	<b>Receiver Error Mask (RE)</b> — R/WO. Mask for receiver errors.

**20.2.1.7 AECC — Advanced Error Capabilities and Control Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)**

Address Offset: 118h–11Bh                      Attribute: RO  
 Default Value: 00000000h                      Size: 32 bits

Bit	Description
31:9	Reserved
8	<b>ECRC Check Enable (ECE)</b> — RO. ECRC is not supported.
7	<b>ECRC Check Capable (ECC)</b> — RO. ECRC is not supported.
6	<b>ECRC Generation Enable (EGE)</b> — RO. ECRC is not supported.
5	<b>ECRC Generation Capable (EGC)</b> — RO. ECRC is not supported.
4:0	<b>First Error Pointer (FEP)</b> — RO. Identifies the bit position of the last error reported in the Uncorrectable Error Status Register.



### 20.2.1.8 HL— Header Log Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 11Ch–12Bh                      Attribute:                      RO  
 Default Value: all 00h                      Size:                      128 bits

These registers report the header for the TLP corresponding to a detected error. This register is only reset by a loss of core power.

Bit	Description
127:96	<b>4<sup>th</sup> dWord of TLP (DW4):</b> Byte12 && Byte13 && Byte14 && Byte15.
95:64	<b>3<sup>rd</sup> dWord of TLP (DW3):</b> Byte8 && Byte9 && Byte10 && Byte11.
63:32	<b>2<sup>nd</sup> dWord of TLP (DW2):</b> Byte4 && Byte5 && Byte6 && Byte7.
31:0	<b>1<sup>st</sup> dWord of TLP (DW1):</b> Byte0 && Byte1 && Byte2 && Byte3.

### 20.2.1.9 REC— Root Error Command Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 12Ch–12Fh                      Attribute:                      RW, RO  
 Default Value: 00000000h                      Size:                      32 bits

Bit	Description
31:3	Reserved
2	<b>Fatal Error Reporting Enable (FERE)</b> — RW. 0 = No interrupt will be generated. 1 = The root port will generate an interrupt when a fatal error is reported by the attached device.
1	<b>Non-Fatal Error Reporting Enable (NERE)</b> — RW. 0 = No interrupt will be generated. 1 = The root port will generate an interrupt when a non-fatal error is reported by the attached device.
0	<b>Correctable Error Reporting Enable (CERE)</b> — RW. 0 = No interrupt will be generated. 1 = The root port will generate an interrupt when a correctable error is reported by the attached device.

### 20.2.1.10 RES — Root Error Status Register (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 130h–133h                      Attribute:                      R/WC, RO  
 Default Value: 00000000h                      Size:                      32 bits

Bit	Description
31:27	<b>Advanced Error Interrupt Message Number (AEMN)</b> — RO. There is only one error interrupt allocated.
26:7	Reserved
6	<b>Fatal Error Messages Received (FEMR)</b> — RO. Set when one or more Fatal Uncorrectable Error Messages have been received.
5	<b>Non-Fatal Error Messages Received (NFEMR)</b> — RO. Set when one or more Non-Fatal Uncorrectable error messages have been received
4	<b>First Uncorrectable Fatal (FUF)</b> — RO. Set when the first Uncorrectable Error message received is for a fatal error.



Bit	Description
3	<b>Multiple ERR_FATAL/NONFATAL Received (MENR)</b> — RO. For the PCH, only one error will be captured.
2	<b>ERR_FATAL/NONFATAL Received (ENR)</b> — R/WC. 0 = No error message received. 1 = Either a fatal or a non-fatal error message is received.
1	<b>Multiple ERR_COR Received (MCR)</b> — RO. For the PCH, only one error will be captured.
0	<b>ERR_COR Received (CR)</b> — R/WC. 0 = No error message received. 1 = A correctable error message is received.

### 20.2.1.11 ESID — Error Source Identification (PCI Express\*—D28:F0/F1/F2/F3/F4/F5/F6/F7)

Address Offset: 134h-138h                      Attribute:                      RO  
 Default Value: 00000000h                      Size:                              32 bits


Bit	Description
31:16	<b>ERR_FATAL/NONFATAL Source Identification (EFNFSID)</b> : Loaded with the Requester ID indicated in the received ERR_FATAL or ERR_NONFATAL Message with the ERR_FATAL/NONFATAL Received register is not already set
15:0	<b>ERR_COR Source Identification (ECSID)</b> : Loaded with the Requester ID indicated in the received ERR_COR Message with the ERR_COR Received register is not already set.





## 20.2.2 PCI Express\* Error Reporting Flow

Figure 20-1. PCI Express Error Reporting Flow





**§**



# 21 High Precision Event Timer Registers

The timer registers are memory-mapped in a non-indexed scheme. This allows the processor to directly access each register without having to use an index register. The timer register space is 1024 bytes. The registers are generally aligned on 64-bit boundaries to simplify implementation with IA64 processors. There are four possible memory address ranges beginning at 1) FED0\_0000h, 2) FED0\_1000h, 3) FED0\_2000h, 4) FED0\_3000h. The choice of address range will be selected by configuration bits in the High Precision Timer Configuration Register (Chipset Config Registers:Offset 3404h).

Behavioral Rules:

1. Software must not attempt to read or write across register boundaries. For example, a 32-bit access should be to offset x0h, x4h, x8h, or xCh. 32-bit accesses should not be to 01h, 02h, 03h, 05h, 06h, 07h, 09h, 0Ah, 0Bh, 0Dh, 0Eh, or 0Fh. Any accesses to these offsets will result in an unexpected behavior, and may result in a master abort. However, these accesses should not result in system hangs. 64-bit accesses can only be to x0h and must not cross 64-bit boundaries.
2. Software should not write to Read Only registers.
3. Software should not expect any particular or consistent value when reading reserved registers or bits.

## 21.1 Memory Mapped Registers

**Table 21-1. Memory-Mapped Register Address Map (Sheet 1 of 2)**

Offset	Mnemonic	Register	Default	Attribute
000h-007h	GCAP_ID	General Capabilities and Identification	0429B17F8086 A201h	RO
008h-00Fh	—	Reserved	—	—
010h-017h	GEN_CONF	General Configuration	000000000000 0000h	R/W
018h-01Fh	—	Reserved	—	—
020h-027h	GINTR_STA	General Interrupt Status	000000000000 0000h	R/WC
028h-0EFh	—	Reserved	—	—
0F0h-0F7h	MAIN_CNT	Main Counter Value	N/A	R/W
0F8h-0FFh	—	Reserved	—	—
100h-107h	TIM0_CONF	Timer 0 Configuration and Capabilities	N/A	R/W, RO
108h-10Fh	TIM0_COMP	Timer 0 Comparator Value	N/A	R/W
110h-11Fh	—	Reserved	—	—
120h-127h	TIM1_CONF	Timer 1 Configuration and Capabilities	N/A	R/W, RO
128h-12Fh	TIM1_COMP	Timer 1 Comparator Value	N/A	R/W
130h-13Fh	—	Reserved	—	—
140h-147h	TIM2_CONF	Timer 2 Configuration and Capabilities	N/A	R/W, RO



Table 21-1. Memory-Mapped Register Address Map (Sheet 2 of 2)

Offset	Mnemonic	Register	Default	Attribute
148h–14Fh	TIM2_COMP	Timer 2 Comparator Value	N/A	R/W
150h–15Fh	—	Reserved	—	—
160h–167h	TIM3_CONG	Timer 3 Configuration and Capabilities	N/A	R/W, RO
168h–16Fh	TIM3_COMP	Timer 3 Comparator Value	N/A	R/W
180h–187h	TIM4_CONG	Timer 4 Configuration and Capabilities	N/A	R/W, RO
188h–18Fh	TIM4_COMP	Timer 4 Comparator Value	N/A	R/W
190h–19Fh	—	Reserved	—	—
1A0h–1A7h	TIM5_CONG	Timer 5 Configuration and Capabilities	N/A	R/W, RO
1A8h–1AFh	TIM5_COMP	Timer 5 Comparator Value	N/A	R/W
1B0h–1BFh	—	Reserved	—	—
1C0h–1C7h	TIM6_CONG	Timer 6 Configuration and Capabilities	N/A	R/W, RO
1C8h–1CFh	TIM6_COMP	Timer 6 Comparator Value	N/A	R/W
1D0h–1DFh	—	Reserved	—	—
1E0h–1E7h	TIM7_CONG	Timer 7 Configuration and Capabilities	N/A	R/W, RO
1E8h–1EFh	TIM7_COMP	Timer 7 Comparator Value	N/A	R/W
1F0h–19Fh	—	Reserved	—	—
200h–3FFh	—	Reserved	—	—

**Notes:**

- 1. Reads to reserved registers or bits will return a value of 0.
- 2. Software must not attempt locks to the memory-mapped I/O ranges for High Precision Event Timers. If attempted, the lock is not honored, which means potential deadlock conditions may occur.

### 21.1.1 GCAP\_ID—General Capabilities and Identification Register

Address Offset: 00h                      Attribute: RO  
 Default Value: 0429B17F8086A201h       Size: 64 bits

Bit	Description
63:32	<b>Main Counter Tick Period (COUNTER_CLK_PER_CAP)</b> — RO. This field indicates the period at which the counter increments in femptoseconds (10 <sup>-15</sup> seconds). This will return 0429B17Fh when read. This indicates a period of 69841279 fs (69.841279 ns).
31:16	<b>Vendor ID Capability (VENDOR_ID_CAP)</b> — RO. This is a 16-bit value assigned to Intel.
15	<b>Legacy Replacement Rout Capable (LEG_RT_CAP)</b> — RO. Hardwired to 1. Legacy Replacement Interrupt Rout option is supported.
14	Reserved. This bit returns 0 when read.
13	<b>Counter Size Capability (COUNT_SIZE_CAP)</b> — RO. Hardwired to 1. Counter is 64-bit wide.
12:8	<b>Number of Timer Capability (NUM_TIM_CAP)</b> — RO. This field indicates the number of timers in this block. 07h = Eight timers.
7:0	<b>Revision Identification (REV_ID)</b> — RO. This indicates which revision of the function is implemented. Default value will be 01h.



## 21.1.2 GEN\_CONF—General Configuration Register

Address Offset: 010h Attribute: R/W  
 Default Value: 00000000 00000000h Size: 64 bits

Bit	Description
63:2	Reserved. These bits return 0 when read.
1	<p><b>Legacy Replacement Rout (LEG_RT_CNF)</b> — R/W. If the ENABLE_CNF bit and the LEG_RT_CNF bit are both set, then the interrupts will be routed as follows:</p> <ul style="list-style-type: none"> <li>• Timer 0 is routed to IRQ0 in 8259 or IRQ2 in the I/O APIC</li> <li>• Timer 1 is routed to IRQ8 in 8259 or IRQ8 in the I/O APIC</li> <li>• Timer 2-n is routed as per the routing in the timer n config registers.</li> <li>• If the Legacy Replacement Rout bit is set, the individual routing bits for Timers 0 and 1 (APIC) will have no impact.</li> <li>• If the Legacy Replacement Rout bit is not set, the individual routing bits for each of the timers are used.</li> <li>• This bit will default to 0. BIOS can set it to 1 to enable the legacy replacement routing, or 0 to disable the legacy replacement routing.</li> </ul>
0	<p><b>Overall Enable (ENABLE_CNF)</b> — R/W. This bit must be set to enable any of the timers to generate interrupts. If this bit is 0, then the main counter will halt (will not increment) and no interrupts will be caused by any of these timers. For level-triggered interrupts, if an interrupt is pending when the ENABLE_CNF bit is changed from 1 to 0, the interrupt status indications (in the various Txx_INT_STS bits) will not be cleared. Software must write to the Txx_INT_STS bits to clear the interrupts.</p> <p><b>Note:</b> This bit will default to 0. BIOS can set it to 1 or 0.</p>

## 21.1.3 GINTR\_STA—General Interrupt Status Register

Address Offset: 020h Attribute: R/WC  
 Default Value: 00000000 00000000h Size: 64 bits

Bit	Description
63:8	Reserved. These bits will return 0 when read.
7	<b>Timer 7 Interrupt Active (T07_INT_STS)</b> — R/WC. Same functionality as Timer 0.
6	<b>Timer 6 Interrupt Active (T06_INT_STS)</b> — R/WC. Same functionality as Timer 0.
5	<b>Timer 5 Interrupt Active (T05_INT_STS)</b> — R/WC. Same functionality as Timer 0.
4	<b>Timer 4 Interrupt Active (T04_INT_STS)</b> — R/WC. Same functionality as Timer 0.
3	<b>Timer 3 Interrupt Active (T03_INT_STS)</b> — R/WC. Same functionality as Timer 0.
2	<b>Timer 2 Interrupt Active (T02_INT_STS)</b> — R/WC. Same functionality as Timer 0.
1	<b>Timer 1 Interrupt Active (T01_INT_STS)</b> — R/WC. Same functionality as Timer 0.
0	<p><b>Timer 0 Interrupt Active (T00_INT_STS)</b> — R/WC. The functionality of this bit depends on whether the edge or level-triggered mode is used for this timer. (default = 0)</p> <p>If set to level-triggered mode:        This bit will be set by hardware if the corresponding timer interrupt is active. Once the bit is set, it can be cleared by software writing a 1 to the same bit position. Writes of 0 to this bit will have no effect.</p> <p>If set to edge-triggered mode:        This bit should be ignored by software. Software should always write 0 to this bit.</p> <p><b>Note:</b> Defaults to 0. In edge triggered mode, this bit will always read as 0 and writes will have no effect.</p>



## 21.1.4 MAIN\_CNT—Main Counter Value Register

Address Offset: 0F0h Attribute: R/W  
 Default Value: N/A Size: 64 bits

Bit	Description
63:0	<b>Counter Value (COUNTER_VAL[63:0])</b> — R/W. Reads return the current value of the counter. Writes load the new value to the counter. <b>Notes:</b> 1. Writes to this register should only be done while the counter is halted. 2. Reads to this register return the current value of the main counter. 3. 32-bit counters will always return 0 for the upper 32-bits of this register. 4. If 32-bit software attempts to read a 64-bit counter, it should first halt the counter. Since this delays the interrupts for all of the timers, this should be done only if the consequences are understood. It is strongly recommended that 32-bit software only operate the timer in 32-bit mode. 5. Reads to this register are monotonic. No two consecutive reads return the same value. The second of two reads always returns a larger value (unless the timer has rolled over to 0).

## 21.1.5 TIMn\_CONF—Timer n Configuration and Capabilities Register

Address Offset: Timer 0: 100–107h, Attribute: RO, R/W  
 Timer 1: 120–127h,  
 Timer 2: 140–147h,  
 Timer 3: 160–167h,  
 Timer 4: 180–187h,  
 Timer 5: 1A0–1A7h,  
 Timer 6: 1C0–1C7h,  
 Timer 7: 1E0–1E7h,  
 Default Value: N/A Size: 64 bit

**Note:** The letter n can be 0, 1, 2, 3, 4, 5, 6, or 7 referring to Timer 0, 1, 2, 3, 4, 5, 6, or 7.

Bit	Description
63:56	Reserved. These bits will return 0 when read.
55:52, 43	<b>Timer Interrupt Rout Capability (TIMERn_INT_ROUT_CAP)</b> — RO. Timer 0, 1: Bits 52, 53, 54, and 55 in this field (corresponding to IRQ 20, 21, 22, and 23) have a value of 1. Writes will have no effect. Timer 2: Bits 43, 52, 53, 54, and 55 in this field (corresponding to IRQ 11, 20, 21, 22, and 23) have a value of 1. Writes will have no effect. Timer 3: Bits 44, 52, 53, 54, and 55 in this field (corresponding to IRQ 11, 20, 21, 22, and 23) have a value of 1. Writes will have no effect. Timer 4, 5, 6, 7: This field is always 0 as interrupts from these timers can only be delivered using direct processor interrupt messages. <b>Note:</b> If IRQ 11 is used for HPET #2, software should ensure IRQ 11 is not shared with any other devices to ensure the proper operation of HPET #2. <b>Note:</b> If IRQ 12 is used for HPET #3, software should ensure IRQ 12 is not shared with any other devices to ensure the proper operation of HPET #3.
51:45, 42:16	Reserved. These bits return 0 when read.
15	<b>Timer n Processor Message Interrupt Delivery (Tn_PROCMSG_INT_DEL_CAP)</b> — RO. This bit is always read as '1', since the PCH HPET implementation supports the direct processor interrupt delivery.



Bit	Description
14	<p><b>Timer n Processor Message Interrupt Enable (Tn_PROCMSG_EN_CNF)</b> — R/W or RO. If the Tn_PROCMSG_INT_DEL_CAP bit is set for this timer, then the software can set the Tn_PROCMSG_EN_CNF bit to force the interrupts to be delivered directly as processor messages, rather than using the 8259 or I/O (x) APIC. In this case, the Tn_INT_ROUT_CNF field in this register will be ignored. The Tn_PROCMSG_ROUT register will be used instead.</p> <p>Timer 0, 1, 2, 3 Specific: This bit is a read/write bit.</p> <p>Timer 4, 5, 6, 7 Specific: This bit is always Read Only '1' as interrupt from these timers can only be delivered using direct processor interrupt messages.</p>
13:9	<p><b>Timer n Interrupt Rout (Tn_INT_ROUT_CNF)</b> — R/W or RO. This 5-bit field indicates the routing for the interrupt to the 8259 or I/O (x) APIC. Software writes to this field to select which interrupt in the 8259 or I/O (x) will be used for this timer's interrupt. If the value is not supported by this particular timer, then the value read back will not match what is written. The software must only write valid values.</p> <p>Timer 4, 5, 6, 7: This field is Read Only and reads will return 0.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>1. If the interrupt is handled using the 8259, only interrupts 0–15 are applicable and valid. Software must not program any value other than 0–15 in this field.</li> <li>2. If the Legacy Replacement Rout bit is set, then Timers 0 and 1 will have a different routing, and this bit field has no effect for those two timers.</li> <li>3. Timer 0,1: Software is responsible to make sure it programs a valid value (20, 21, 22, or 23) for this field. The PCH logic does not check the validity of the value written.</li> <li>4. Timer 2: Software is responsible to make sure it programs a valid value (11, 20, 21, 22, or 23) for this field. The PCH logic does not check the validity of the value written.</li> <li>5. Timer 3: Software is responsible to make sure it programs a valid value (12, 20, 21, 22, or 23) for this field. The PCH logic does not check the validity of the value written.</li> <li>6. Timers 4, 5, 6, 7: This field is always Read Only 0 as interrupts from these timers can only be delivered using direct processor interrupt messages.</li> </ol>
8	<p><b>Timer n 32-bit Mode (TIMERN_32MODE_CNF)</b> — R/W or RO. Software can set this bit to force a 64-bit timer to behave as a 32-bit timer.</p> <p>Timer 0: Bit is read/write (default to 0). 0 = 64 bit; 1 = 32 bit</p> <p>Timers 1, 2, 3, 4, 5, 6, 7: Hardwired to 0. Writes have no effect (since these seven timers are 32-bits).</p> <p><b>Note:</b> When this bit is set to 1, the hardware counter will do a 32-bit operation on comparator match and rollovers; thus, the upper 32-bit of the Timer 0 Comparator Value register is ignored. The upper 32-bit of the main counter is not involved in any rollover from lower 32-bit of the main counter and becomes all zeros.</p>
7	Reserved. This bit returns 0 when read.
6	<p><b>Timer n Value Set (TIMERN_VAL_SET_CNF)</b> — R/W. Software uses this bit only for Timer 0 if it has been set to periodic mode. By writing this bit to a 1, the software is then allowed to directly set the timer's accumulator. Software does <b>not</b> have to write this bit back to 1 (it automatically clears). Software should not write a 1 to this bit position if the timer is set to non-periodic mode.</p> <p><b>Note:</b> This bit will return 0 when read. Writes will only have an effect for Timer 0 if it is set to periodic mode. Writes will have no effect for Timers 1, 2, 3, 4, 5, 6, 7.</p>
5	<p><b>Timer n Size (TIMERN_SIZE_CAP)</b> — RO. This read only field indicates the size of the timer.</p> <p>Timer 0: Value is 1 (64-bits).</p> <p>Timers 1, 2, 3, 4, 5, 6, 7: Value is 0 (32-bits).</p>
4	<p><b>Periodic Interrupt Capable (TIMERN_PER_INT_CAP)</b> — RO. If this bit is 1, the hardware supports a periodic mode for this timer's interrupt.</p> <p>Timer 0: Hardwired to 1 (supports the periodic interrupt).</p> <p>Timers 1, 2, 3, 4, 5, 6, 7: Hardwired to 0 (does not support periodic interrupt).</p>
3	<p><b>Timer n Type (TIMERN_TYPE_CNF)</b> — R/W or RO.</p> <p>Timer 0: Bit is read/write. 0 = Disable timer to generate periodic interrupt; 1 = Enable timer to generate a periodic interrupt.</p> <p>Timers 1, 2, 3, 4, 5, 6, 7: Hardwired to 0. Writes have no affect.</p>
2	<p><b>Timer n Interrupt Enable (TIMERN_INT_ENB_CNF)</b> — R/W. This bit must be set to enable timer n to cause an interrupt when it times out.</p> <p>0 = Disable (Default). The timer can still count and generate appropriate status bits, but will not cause an interrupt.</p> <p>1 = Enable.</p>



Bit	Description
1	<p><b>Timer Interrupt Type (TIMERn_INT_TYPE_CNF)</b> — R/W.</p> <p>0 = The timer interrupt is edge triggered. This means that an edge-type interrupt is generated. If another interrupt occurs, another edge will be generated.</p> <p>1 = The timer interrupt is level triggered. This means that a level-triggered interrupt is generated. The interrupt will be held active until it is cleared by writing to the bit in the General Interrupt Status Register. If another interrupt occurs before the interrupt is cleared, the interrupt will remain active.</p> <p>Timer 4, 5, 6, 7: This bit is Read Only, and will return 0 when read</p>
0	Reserved. These bits will return 0 when read.

**Note:** Reads or writes to unimplemented timers should not be attempted. Read from any unimplemented registers will return an undetermined value.

### 21.1.6 TIMn\_COMP—Timer n Comparator Value Register

Address Offset: Timer 0: 108h–10Fh,  
 Timer 1: 128h–12Fh,  
 Timer 2: 148h–14Fh,  
 Timer 3: 168h–16Fh,  
 Timer 4: 188h–18Fh,  
 Timer 5: 1A8h–1AFh,  
 Timer 6: 1C8h–1CFh,  
 Timer 7: 1E8h–1EFh

Attribute: R/W  
 Default Value: N/A  
 Size: 64 bit

Bit	Description
63:0	<p><b>Timer Compare Value</b> — R/W. Reads to this register return the current value of the comparator</p> <p>If Timer n is configured to non-periodic mode:          Writes to this register load the value against which the main counter should be compared for this timer.</p> <ul style="list-style-type: none"> <li>When the main counter equals the value last written to this register, the corresponding interrupt can be generated (if so enabled).</li> <li>The value in this register does not change based on the interrupt being generated.</li> </ul> <p>If Timer 0 is configured to periodic mode:</p> <ul style="list-style-type: none"> <li>When the main counter equals the value last written to this register, the corresponding interrupt can be generated (if so enabled).</li> <li>After the main counter equals the value in this register, the value in this register is increased by the value last written to the register.</li> </ul> <p>For example, if the value written to the register is 00000123h, then</p> <ol style="list-style-type: none"> <li>An interrupt will be generated when the main counter reaches 00000123h.</li> <li>The value in this register will then be adjusted by the hardware to 00000246h.</li> <li>Another interrupt will be generated when the main counter reaches 00000246h</li> <li>The value in this register will then be adjusted by the hardware to 00000369h</li> </ol> <ul style="list-style-type: none"> <li>As each periodic interrupt occurs, the value in this register will increment. When the incremented value is greater than the maximum value possible for this register (FFFFFFFFh for a 32-bit timer or FFFFFFFFFFFFFFFFh for a 64-bit timer), the value will wrap around through 0. For example, if the current value in a 32-bit timer is FFFF0000h and the last value written to this register is 20000h, then after the next interrupt the value will change to 00010000h</li> </ul> <p>Default value for each timer is all 1s for the bits that are implemented. For example, a 32-bit timer has a default value of 00000000FFFFFFFFh. A 64-bit timer has a default value of FFFFFFFFFFFFFFFFh.</p>





### 21.1.7 TIMERN\_PROCMMSG\_ROUT—Timer n Processor Message Interrupt Rout Register

Address Offset: Timer 0: 110–117h,      Attribute:      R/W  
 Timer 1: 130–137h,  
 Timer 2: 150–157h,  
 Timer 3: 170–177h,  
 Timer 4: 190–197h,  
 Timer 5: 1B0–1B7h,  
 Timer 6: 1D0–1D7h,  
 Timer 7: 1F0–1F7h,  
 Default Value: N/A      Size:      64 bit

**Note:** The letter n can be 0, 1, 2, 3, 4, 5, 6, or 7 referring to Timer 0, 1, 2, 3, 4, 5, 6, or 7.

Software can access the various bytes in this register using 32-bit or 64-bit accesses. 32-bit accesses can be done to offset 1x0h or 1x4h. 64-bit accesses can be done to 1x0h. 32-bit accesses must not be done to offsets 1x1h, 1x2h, 1x3h, 1x5h, 1x6h, or 1x7h.

Bit	Description
63:32	<b>Tn_PROCMMSG_INT_ADDR</b> — R/W. Software sets this 32-bit field to indicate the location that the direct processor interrupt message should be written.
31:0	<b>Tn_PROCMMSG_INT_VAL</b> — R/W. Software sets this 32-bit field to indicate that value that is written during the direct processor interrupt message.

§





## 22 Serial Peripheral Interface (SPI)

The Serial Peripheral Interface resides in memory mapped space. This function contains registers that allow for the setup and programming of devices that reside on the SPI interface.

**Note:** All registers in this function (including memory-mapped registers) must be addressable in byte, word, and DWord quantities. The software must always make register accesses on natural boundaries (that is, DWord accesses must be on DWord boundaries; word accesses on word boundaries, etc.) In addition, the memory-mapped register space must not be accessed with the LOCK semantic exclusive-access mechanism. If software attempts exclusive-access mechanisms to the SPI memory-mapped space, the results are undefined.

### 22.1 Serial Peripheral Interface Memory Mapped Configuration Registers

The SPI Host Interface registers are memory-mapped in the RCRB (Root Complex Register Block) Chipset Register Space with a base address (SPIBAR) of 3800h and are located within the range of 3800h to 39FFh. The address for RCRB can be found in RCBA Register see [Section 12.1.40](#). The individual registers are then accessible at SPIBAR + Offset as indicated in the following table.

These memory mapped registers must be accessed in byte, word, or DWord quantities.

**Table 22-1. Serial Peripheral Interface (SPI) Register Address Map (SPI Memory Mapped Configuration Registers) (Sheet 1 of 2)**

SPIBAR + Offset	Mnemonic	Register Name	Default
00h-03h	BFPR	BIOS Flash Primary Region	00000000h
04h-05h	HSFS	Hardware Sequencing Flash Status	0000h
06h-07h	HSFC	Hardware Sequencing Flash Control	0000h
08h-0Bh	FADDR	Flash Address	00000000h
0Ch-0Fh	—	Reserved	00000000h
10h-13h	FDATA0	Flash Data 0	00000000h
14h-4Fh	FDATAN	Flash Data N	00000000h
50h-53h	FRAP	Flash Region Access Permissions	00000202h
54h-57h	FREG0	Flash Region 0	00000000h
58h-5Bh	FREG1	Flash Region 1	00000000h
5Ch-5Fh	FREG2	Flash Region 2	00000000h
60h-63h	FREG3	Flash Region 3	00000000h
64h-67h	FREG4	Flash Region 4	00000000h
67h-73h	—	Reserved for Future Flash Regions	
74h-77h	PR0	Flash Protected Range 0	00000000h
78h-7Bh	PR1	Flash Protected Range 1	00000000h



**Table 22-1. Serial Peripheral Interface (SPI) Register Address Map (SPI Memory Mapped Configuration Registers) (Sheet 2 of 2)**

SPIBAR + Offset	Mnemonic	Register Name	Default
7Ch-7Fh	PR2	Flash Protected Range 2	00000000h
80h-83h	PR3	Flash Protected Range 3	00000000h
84h-87h	PR4	Flash Protected Range 4	00000000h
88h-8Fh	—	Reserved	—
90h	SSFS	Software Sequencing Flash Status	00h
91h-93h	SSFC	Software Sequencing Flash Control	0000h
94h-95h	PREOP	Prefix Opcode Configuration	0000h
96h-97h	OPTYPE	Opcode Type Configuration	0000h
98h-9Fh	OPMENU	Opcode Menu Configuration	0000000000000000h
A0h	BBAR	BIOS Base Address Configuration	00000000h
B0h-B3h	FDOC	Flash Descriptor Observability Control	00000000h
B4h-B7h	FDOD	Flash Descriptor Observability Data	00000000h
B8h-C3h	—	Reserved	—
C0h-C3h	AFC	Additional Flash Control	00000000h
C4h-C7h	LVSCC	Host Lower Vendor Specific Component Capabilities	00000000h
C8h-C11h	UVSCC	Host Upper Vendor Specific Component Capabilities	00000000h
D0h-D3h	FPB	Flash Partition Boundary	00000000h
F0h-F3h	SRDL	Soft Reset Data Lock	00000000h
F4h-F7h	SRDC	Soft Reset Data Control	00000000h
F8h-FBh	SRD	Soft Reset Data	00000000h

### 22.1.1 BFPR –BIOS Flash Primary Region Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + 00h                      Attribute: RO  
 Default Value: 00000000h                      Size: 32 bits

**Note:** This register is only applicable when SPI device is in descriptor mode.

Bit	Description
31:29	Reserved
28:16	<b>BIOS Flash Primary Region Limit (PRL)</b> — RO. This specifies address bits 24:12 for the Primary Region Limit. The value in this register loaded from the contents in the Flash Descriptor.FLREG1.Region Limit
15:13	Reserved
12:0	<b>BIOS Flash Primary Region Base (PRB)</b> — RO. This specifies address bits 24:12 for the Primary Region Base The value in this register is loaded from the contents in the Flash Descriptor.FLREG1.Region Base



## 22.1.2 HSFS—Hardware Sequencing Flash Status Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + 04h      Attribute: RO, R/WC, R/W  
 Default Value: 0000h      Size: 16 bits

Bit	Description
15	<b>Flash Configuration Lock-Down (FLOCKDN)</b> — R/W/L. When set to 1, those Flash Program Registers that are locked down by this FLOCKDN bit cannot be written. Once set to 1, this bit can only be cleared by a hardware reset due to a global reset or host partition reset in an Intel® ME enabled system.
14	<b>Flash Descriptor Valid (FDV)</b> — RO. This bit is set to a 1 if the Flash Controller read the correct Flash Descriptor Signature. If the Flash Descriptor Valid bit is not 1, software cannot use the Hardware Sequencing registers, but must use the software sequencing registers. Any attempt to use the Hardware Sequencing registers will result in the FCERR bit being set.
13	<b>Flash Descriptor Override Pin Strap Status (FDOPSS)</b> — RO. This bit indicates the condition of the Flash Descriptor Security Override / Intel ME Debug Mode pin strap. 0 = The Flash Descriptor Security Override / Intel ME Debug Mode strap is set using external pull-up on HDA_SDO 1 = No override
12:6	Reserved
5	<b>SPI Cycle In Progress (SCIP)</b> — RO. Hardware sets this bit when software sets the Flash Cycle Go (FGO) bit in the Hardware Sequencing Flash Control register. This bit remains set until the cycle completes on the SPI interface. Hardware automatically sets and clears this bit so that software can determine when read data is valid and/or when it is safe to begin programming the next command. Software must only program the next command when this bit is 0. <b>Note:</b> This field is only applicable when in Descriptor mode and Hardware sequencing is being used.
4:3	<b>Block/Sector Erase Size (BERASE)</b> — RO. This field identifies the erasable sector size for all Flash components. Valid Bit Settings: 00 = 256 Byte 01 = 4 K Byte 10 = 8 K Byte 11 = 64 K Byte If the FLA is less than FPBA, then this field reflects the value in the LVSCC.LBES register. If the FLA is greater or equal to FPBA, then this field reflects the value in the UVSCC.UBES register. <b>Note:</b> This field is only applicable when in Descriptor mode and Hardware sequencing is being used.
2	<b>Access Error Log (AEL)</b> — R/W/C. Hardware sets this bit to a 1 when an attempt was made to access the BIOS region using the direct access method or an access to the BIOS Program Registers that violated the security restrictions. This bit is simply a log of an access security violation. This bit is cleared by software writing a 1. <b>Note:</b> This field is only applicable when in Descriptor mode and Hardware sequencing is being used.
1	<b>Flash Cycle Error (FCERR)</b> — R/W/C. Hardware sets this bit to 1 when a program register access is blocked to the FLASH due to one of the protection policies or when any of the programmed cycle registers is written while a programmed access is already in progress. This bit remains asserted until cleared by software writing a 1 or until hardware reset occurs due to a global reset or host partition reset in an Intel® ME enabled system. Software must clear this bit before setting the FLASH Cycle GO bit in this register. <b>Note:</b> This field is only applicable when in Descriptor mode and Hardware sequencing is being used.
0	<b>Flash Cycle Done (FDONE)</b> — R/W/C. The PCH sets this bit to 1 when the SPI Cycle completes after software previously set the FGO bit. This bit remains asserted until cleared by software writing a 1 or hardware reset due to a global reset or host partition reset in an Intel ME enabled system. When this bit is set and the SPI SMI# Enable bit is set, an internal signal is asserted to the SMI# generation block. Software must make sure this bit is cleared prior to enabling the SPI SMI# assertion for a new programmed access. <b>Note:</b> This field is only applicable when in Descriptor mode and Hardware sequencing is being used.



### 22.1.3 HSFC—Hardware Sequencing Flash Control Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + 06h                      Attribute:                      R/W, R/WS  
 Default Value:                      0000h                      Size:                      16 bits

**Note:** This register is only applicable when SPI device is in descriptor mode.

Bit	Description
15	<b>Flash SPI SMI# Enable (FSMIE)</b> — R/W. When set to 1, the SPI asserts an SMI# request whenever the Flash Cycle Done bit is 1.
14	Reserved
13:8	<b>Flash Data Byte Count (FDBC)</b> — R/W. This field specifies the number of bytes to shift in or out during the data portion of the SPI cycle. The contents of this register are 0s based with 0b representing 1 byte and 111111b representing 64 bytes. The number of bytes transferred is the value of this field plus 1. This field is ignored for the Block Erase command.
7:3	Reserved
2:1	<b>FLASH Cycle (FCYCLE)</b> — R/W. This field defines the Flash SPI cycle type generated to the FLASH when the FGO bit is set as defined below: 00 = Read (1 up to 64 bytes by setting FDBC) 01 = Reserved 10 = Write (1 up to 64 bytes by setting FDBC) 11 = Block Erase
0	<b>Flash Cycle Go (FGO)</b> — R/W/S. A write to this register with a 1 in this bit initiates a request to the Flash SPI Arbiter to start a cycle. This register is cleared by hardware when the cycle is granted by the SPI arbiter to run the cycle on the SPI bus. When the cycle is complete, the FDONE bit is set. Software is forbidden to write to any register in the HSFLCTL register between the FGO bit getting set and the FDONE bit being cleared. Any attempt to violate this rule will be ignored by hardware. Hardware allows other bits in this register to be programmed for the same transaction when writing this bit to 1. This saves an additional memory write. This bit always returns 0 on reads.

### 22.1.4 FADDR—Flash Address Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + 08h                      Attribute:                      R/W  
 Default Value:                      00000000h                      Size:                      32 bits

Bit	Description
31:25	Reserved
24:0	<b>Flash Linear Address (FLA)</b> — R/W. The FLA is the starting byte linear address of a SPI Read or Write cycle or an address within a Block for the Block Erase command. The Flash Linear Address must fall within a region for which BIOS has access permissions. Hardware must convert the FLA into a Flash Physical Address (FPA) before running this cycle on the SPI bus.



### 22.1.5 FDATA0—Flash Data 0 Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + 10h                      Attribute: R/W  
 Default Value: 00000000h                      Size: 32 bits

Bit	Description
31:0	<p><b>Flash Data 0 (FD0)</b> — R/W. This field is shifted out as the SPI Data on the Master-Out Slave-In Data pin during the data portion of the SPI cycle. This register also shifts in the data from the Master-In Slave-Out pin into this register during the data portion of the SPI cycle.</p> <p>The data is always shifted starting with the least significant byte, msb to lsb, followed by the next least significant byte, msb to lsb, etc. Specifically, the shift order on SPI in terms of bits within this register is: 7-6-5-4-3-2-1-0-15-14-13-...8-23-22-...16-31...24 Bit 24 is the last bit shifted out/in. There are no alignment assumptions; byte 0 always represents the value specified by the cycle address.</p> <p>Note that the data in this register may be modified by the hardware during any programmed SPI transaction. Direct Memory Reads do not modify the contents of this register.</p>

### 22.1.6 FDATAN—Flash Data [N] Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + 14h                      Attribute: R/W  
                     SPIBAR + 18h  
                     SPIBAR + 1Ch  
                     SPIBAR + 20h  
                     SPIBAR + 24h  
                     SPIBAR + 28h  
                     SPIBAR + 2Ch  
                     SPIBAR + 30h  
                     SPIBAR + 34h  
                     SPIBAR + 38h  
                     SPIBAR + 3Ch  
                     SPIBAR + 40h  
                     SPIBAR + 44h  
                     SPIBAR + 48h  
                     SPIBAR + 4Ch  
 Default Value: 00000000h                      Size: 32 bits

Bit	Description
31:0	<p><b>Flash Data N (FD[N])</b> — R/W. Similar definition as Flash Data 0. However, this register does not begin shifting until FD[N-1] has completely shifted in/out.</p>



## 22.1.7 FRAP—Flash Regions Access Permissions Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + 50h                      Attribute:                      RO, R/W  
 Default Value:                      00000202h                      Size:                      32 bits

**Note:** This register is only applicable when SPI device is in descriptor mode.

Bit	Description
31:24	<b>BIOS Master Write Access Grant (BMWAG)</b> — R/W. Each bit [31:24] corresponds to Master[7:0]. BIOS can grant one or more masters write access to the BIOS region 1 overriding the permissions in the Flash Descriptor. Master[1] is Host processor/BIOS, Master[2] is Intel® Management Engine, Master[3] is Host processor/GbE. Master[0] and Master[7:4] are reserved. The contents of this register are locked by the FLOCKDN bit.
23:16	<b>BIOS Master Read Access Grant (BMRAG)</b> — R/W. Each bit [23:16] corresponds to Master[7:0]. BIOS can grant one or more masters read access to the BIOS region 1 overriding the read permissions in the Flash Descriptor. Master[1] is Host processor/BIOS, Master[2] is Intel® Management Engine, Master[3] is Host processor/GbE. Master[0] and Master[7:4] are reserved. The contents of this register are locked by the FLOCKDN bit.
15:8	<b>BIOS Region Write Access (BRWA)</b> — RO. Each bit [15:8] corresponds to Regions [7:0]. If the bit is set, this master can erase and write that particular region through register accesses. The contents of this register are that of the Flash Descriptor. Flash Master 1 Master Region Write Access OR a particular master has granted BIOS write permissions in their Master Write Access Grant register or the Flash Descriptor Security Override strap is set.
7:0	<b>BIOS Region Read Access (BRR)</b> — RO. Each bit [7:0] corresponds to Regions [7:0]. If the bit is set, this master can read that particular region through register accesses. The contents of this register are that of the Flash Descriptor. Flash Master 1 Master Region Write Access OR a particular master has granted BIOS read permissions in their Master Read Access Grant register or the Flash Descriptor Security Override strap is set.

## 22.1.8 FREG0—Flash Region 0 (Flash Descriptor) Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + 54h                      Attribute:                      RO  
 Default Value:                      00000000h                      Size:                      32 bits

**Note:** This register is only applicable when SPI device is in descriptor mode.

Bit	Description
31:29	Reserved
28:16	<b>Region Limit (RL)</b> — RO. This specifies address bits 24:12 for the Region 0 Limit. The value in this register is loaded from the contents in the Flash Descriptor.FLREG0.Region Limit.
15:13	Reserved
12:0	<b>Region Base (RB) / Flash Descriptor Base Address Region (FDBAR)</b> — RO. This specifies address bits 24:12 for the Region 0 Base The value in this register is loaded from the contents in the Flash Descriptor.FLREG0.Region Base.





### 22.1.9 FREG1—Flash Region 1 (BIOS Descriptor) Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + 58h                      Attribute: RO  
 Default Value: 00000000h                      Size: 32 bits

**Note:** This register is only applicable when SPI device is in descriptor mode.

Bit	Description
31:29	Reserved
28:16	<b>Region Limit (RL)</b> — RO. This specifies address bits 24:12 for the Region 1 Limit. The value in this register is loaded from the contents in the Flash Descriptor.FLREG1.Region Limit.
15:13	Reserved
12:0	<b>Region Base (RB)</b> — RO. This specifies address bits 24:12 for the Region 1 Base. The value in this register is loaded from the contents in the Flash Descriptor.FLREG1.Region Base.

### 22.1.10 FREG2—Flash Region 2 (Intel ME) Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + 5Ch                      Attribute: RO  
 Default Value: 00000000h                      Size: 32 bits

**Note:** This register is only applicable when SPI device is in descriptor mode.

Bit	Description
31:29	Reserved
28:16	<b>Region Limit (RL)</b> — RO. This specifies address bits 24:12 for the Region 2 Limit. The value in this register is loaded from the contents in the Flash Descriptor.FLREG2.Region Limit.
15:13	Reserved
12:0	<b>Region Base (RB)</b> — RO. This specifies address bits 24:12 for the Region 2 Base. The value in this register is loaded from the contents in the Flash Descriptor.FLREG2.Region Base.

### 22.1.11 FREG3—Flash Region 3 (GbE) Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + 60h                      Attribute: RO  
 Default Value: 00000000h                      Size: 32 bits

**Note:** This register is only applicable when SPI device is in descriptor mode.

Bit	Description
31:29	Reserved
28:16	<b>Region Limit (RL)</b> — RO. This specifies address bits 24:12 for the Region 3 Limit. The value in this register is loaded from the contents in the Flash Descriptor.FLREG3.Region Limit.
15:13	Reserved
12:0	<b>Region Base (RB)</b> — RO. This specifies address bits 24:12 for the Region 3 Base. The value in this register is loaded from the contents in the Flash Descriptor.FLREG3.Region Base.



### 22.1.12 FREG4—Flash Region 4 (Platform Data) Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + 64h                      Attribute:                      RO  
 Default Value:                      00000000h                      Size:                      32 bits

**Note:** This register is only applicable when SPI device is in descriptor mode.

Bit	Description
31:29	Reserved
28:16	<b>Region Limit (RL)</b> — RO. This specifies address bits 24:12 for the Region 4 Limit. The value in this register is loaded from the contents in the Flash Descriptor.FLREG4.Region Limit.
15:13	Reserved
12:0	<b>Region Base (RB)</b> — RO. This specifies address bits 24:12 for the Region 4 Base. The value in this register is loaded from the contents in the Flash Descriptor.FLREG4.Region Base.

### 22.1.13 PR0—Protected Range 0 Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + 74h                      Attribute:                      R/W  
 Default Value:                      00000000h                      Size:                      32 bits

**Note:** This register can not be written when the FLOCKDN bit is set to 1.

Bit	Description
31	<b>Write Protection Enable</b> — R/W. When set, this bit indicates that the Base and Limit fields in this register are valid and that writes and erases directed to addresses between them (inclusive) must be blocked by hardware. The base and limit fields are ignored when this bit is cleared.
30:29	Reserved
28:16	<b>Protected Range Limit</b> — R/W. This field corresponds to FLA address bits 24:12 and specifies the upper limit of the protected range. Address bits 11:0 are assumed to be FFFh for the limit comparison. Any address greater than the value programmed in this field is unaffected by this protected range.
15	<b>Read Protection Enable</b> — R/W. When set, this bit indicates that the Base and Limit fields in this register are valid and that read directed to addresses between them (inclusive) must be blocked by hardware. The base and limit fields are ignored when this bit is cleared.
14:13	Reserved
12:0	<b>Protected Range Base</b> — R/W. This field corresponds to FLA address bits 24:12 and specifies the lower base of the protected range. Address bits 11:0 are assumed to be 000h for the base comparison. Any address less than the value programmed in this field is unaffected by this protected range.



### 22.1.14 PR1—Protected Range 1 Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + 78h                      Attribute: R/W  
 Default Value: 00000000h                      Size: 32 bits

**Note:** This register can not be written when the FLOCKDN bit is set to 1.

Bit	Description
31	<b>Write Protection Enable</b> — R/W. When set, this bit indicates that the Base and Limit fields in this register are valid and that writes and erases directed to addresses between them (inclusive) must be blocked by hardware. The base and limit fields are ignored when this bit is cleared.
30:29	Reserved
28:16	<b>Protected Range Limit</b> — R/W. This field corresponds to FLA address bits 24:12 and specifies the upper limit of the protected range. Address bits 11:0 are assumed to be FFFh for the limit comparison. Any address greater than the value programmed in this field is unaffected by this protected range.
15	<b>Read Protection Enable</b> — R/W. When set, this bit indicates that the Base and Limit fields in this register are valid and that read directed to addresses between them (inclusive) must be blocked by hardware. The base and limit fields are ignored when this bit is cleared.
14:13	Reserved
12:0	<b>Protected Range Base</b> — R/W. This field corresponds to FLA address bits 24:12 and specifies the lower base of the protected range. Address bits 11:0 are assumed to be 000h for the base comparison. Any address less than the value programmed in this field is unaffected by this protected range.

### 22.1.15 PR2—Protected Range 2 Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + 7Ch                      Attribute: R/W  
 Default Value: 00000000h                      Size: 32 bits

**Note:** This register can not be written when the FLOCKDN bit is set to 1.

Bit	Description
31	<b>Write Protection Enable</b> — R/W. When set, this bit indicates that the Base and Limit fields in this register are valid and that writes and erases directed to addresses between them (inclusive) must be blocked by hardware. The base and limit fields are ignored when this bit is cleared.
30:29	Reserved
28:16	<b>Protected Range Limit</b> — R/W. This field corresponds to FLA address bits 24:12 and specifies the upper limit of the protected range. Address bits 11:0 are assumed to be FFFh for the limit comparison. Any address greater than the value programmed in this field is unaffected by this protected range.
15	<b>Read Protection Enable</b> — R/W. When set, this bit indicates that the Base and Limit fields in this register are valid and that read directed to addresses between them (inclusive) must be blocked by hardware. The base and limit fields are ignored when this bit is cleared.
14:13	Reserved
12:0	<b>Protected Range Base</b> — R/W. This field corresponds to FLA address bits 24:12 and specifies the lower base of the protected range. Address bits 11:0 are assumed to be 000h for the base comparison. Any address less than the value programmed in this field is unaffected by this protected range.



## 22.1.16 PR3—Protected Range 3 Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + 80h                      Attribute: R/W  
Default Value: 00000000h                      Size: 32 bits

**Note:** This register can not be written when the FLOCKDN bit is set to 1.

Bit	Description
31	<b>Write Protection Enable</b> — R/W. When set, this bit indicates that the Base and Limit fields in this register are valid and that writes and erases directed to addresses between them (inclusive) must be blocked by hardware. The base and limit fields are ignored when this bit is cleared.
30:29	Reserved
28:16	<b>Protected Range Limit</b> — R/W. This field corresponds to FLA address bits 24:12 and specifies the upper limit of the protected range. Address bits 11:0 are assumed to be FFFh for the limit comparison. Any address greater than the value programmed in this field is unaffected by this protected range.
15	<b>Read Protection Enable</b> — R/W. When set, this bit indicates that the Base and Limit fields in this register are valid and that read directed to addresses between them (inclusive) must be blocked by hardware. The base and limit fields are ignored when this bit is cleared.
14:13	Reserved
12:0	<b>Protected Range Base</b> — R/W. This field corresponds to FLA address bits 24:12 and specifies the lower base of the protected range. Address bits 11:0 are assumed to be 000h for the base comparison. Any address less than the value programmed in this field is unaffected by this protected range.

## 22.1.17 PR4—Protected Range 4 Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + 84h                      Attribute: R/W  
Default Value: 00000000h                      Size: 32 bits

**Note:** This register can not be written when the FLOCKDN bit is set to 1.

Bit	Description
31	<b>Write Protection Enable</b> — R/W. When set, this bit indicates that the Base and Limit fields in this register are valid and that writes and erases directed to addresses between them (inclusive) must be blocked by hardware. The base and limit fields are ignored when this bit is cleared.
30:29	Reserved
28:16	<b>Protected Range Limit</b> — R/W. This field corresponds to FLA address bits 24:12 and specifies the upper limit of the protected range. Address bits 11:0 are assumed to be FFFh for the limit comparison. Any address greater than the value programmed in this field is unaffected by this protected range.
15	<b>Read Protection Enable</b> — R/W. When set, this bit indicates that the Base and Limit fields in this register are valid and that read directed to addresses between them (inclusive) must be blocked by hardware. The base and limit fields are ignored when this bit is cleared.
14:13	Reserved
12:0	<b>Protected Range Base</b> — R/W. This field corresponds to FLA address bits 24:12 and specifies the lower base of the protected range. Address bits 11:0 are assumed to be 000h for the base comparison. Any address less than the value programmed in this field is unaffected by this protected range.



### 22.1.18 SSFS—Software Sequencing Flash Status Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + 90h      Attribute: RO, R/WC  
 Default Value: 00h      Size: 8 bits

**Note:** The Software Sequencing control and status registers are reserved if the hardware sequencing control and status registers are used.

Bit	Description
7:5	Reserved
4	<b>Access Error Log (AEL)</b> — RO. This bit reflects the value of the Hardware Sequencing Status AEL register.
3	<b>Flash Cycle Error (FCERR)</b> — R/WC. Hardware sets this bit to 1 when a programmed access is blocked from running on the SPI interface due to one of the protection policies or when any of the programmed cycle registers is written while a programmed access is already in progress. This bit remains asserted until cleared by software writing a 1 or hardware reset due to a global reset or host partition reset in an Intel ME enabled system.
2	<b>Cycle Done Status</b> — R/WC. The PCH sets this bit to 1 when the SPI Cycle completes (that is, SCIP bit is 0) after software sets the GO bit. This bit remains asserted until cleared by software writing a 1 or hardware reset due to a global reset or host partition reset in an Intel ME enabled system. When this bit is set and the SPI SMI# Enable bit is set, an internal signal is asserted to the SMI# generation block. Software must make sure this bit is cleared prior to enabling the SPI SMI# assertion for a new programmed access.
1	Reserved
0	<b>SPI Cycle In Progress (SCIP)</b> — RO. Hardware sets this bit when software sets the SPI Cycle Go bit in the Command register. This bit remains set until the cycle completes on the SPI interface. Hardware automatically sets and clears this bit so that software can determine when read data is valid and/or when it is safe to begin programming the next command. Software must only program the next command when this bit is 0.

### 22.1.19 SSFC—Software Sequencing Flash Control Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + 91h      Attribute: R/W  
 Default Value: F80000h      Size: 24 bits

Bit	Description
23:19	Reserved – BIOS must set this field to `11111'b
18:16	<b>SPI Cycle Frequency (SCF)</b> — R/W. This register sets frequency to use for all SPI software sequencing cycles (write, erase, fast read, read status, etc.) except for the read cycle which always run at 20 MHz. 000 = 20 MHz 001 = 33 MHz 100 = 50 MHz All other values reserved. This register is locked when the SPI Configuration Lock-Down bit is set.
15	<b>SPI SMI# Enable (SME)</b> — R/W. When set to 1, the SPI asserts an SMI# request whenever the Cycle Done Status bit is 1.
14	<b>Data Cycle (DS)</b> — R/W. When set to 1, there is data that corresponds to this transaction. When 0, no data is delivered for this cycle, and the DBC and data fields themselves are don't cares.
13:8	<b>Data Byte Count (DBC)</b> — R/W. This field specifies the number of bytes to shift in or out during the data portion of the SPI cycle. The valid settings (in decimal) are any value from 0 to 63. The number of bytes transferred is the value of this field plus 1. Note that when this field is 00_0000b, then there is 1 byte to transfer and that 11_1111b means there are 64 bytes to transfer.
7	Reserved



Bit	Description
6:4	<b>Cycle Opcode Pointer (COP)</b> — R/W. This field selects one of the programmed opcodes in the Opcode Menu to be used as the SPI Command/Opcode. In the case of an Atomic Cycle Sequence, this determines the second command.
3	<b>Sequence Prefix Opcode Pointer (SPOP)</b> — R/W. This field selects one of the two programmed prefix opcodes for use when performing an Atomic Cycle Sequence. A value of 0 points to the opcode in the least significant byte of the Prefix Opcodes register. By making this programmable, the PCH supports flash devices that have different opcodes for enabling writes to the data space versus status register.
2	<b>Atomic Cycle Sequence (ACS)</b> — R/W. When set to 1 along with the SCGO assertion, the PCH will execute a sequence of commands on the SPI interface without allowing the LAN component to arbitrate and interleave cycles. The sequence is composed of: <ul style="list-style-type: none"> <li>• Atomic Sequence Prefix Command (8-bit opcode only)</li> <li>• Primary Command specified below by software (can include address and data)</li> <li>• Polling the Flash Status Register (opcode 05h) until bit 0 becomes 0b.</li> </ul> The SPI Cycle in Progress bit remains set and the Cycle Done Status bit remains unset until the Busy bit in the Flash Status Register returns 0.
1	<b>SPI Cycle Go (SCGO)</b> — R/WS. This bit always returns 0 on reads. However, a write to this register with a 1 in this bit starts the SPI cycle defined by the other bits of this register. The "SPI Cycle in Progress" (SCIP) bit gets set by this action. Hardware must ignore writes to this bit while the Cycle In Progress bit is set. Hardware allows other bits in this register to be programmed for the same transaction when writing this bit to 1. This saves an additional memory write.
0	Reserved

### 22.1.20 PREOP—Prefix Opcode Configuration Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + 94h                      Attribute: R/W  
Default Value: 0000h                                Size: 16 bits

Bit	Description
15:8	<b>Prefix Opcode 1</b> — R/W. Software programs an SPI opcode into this field that is permitted to run as the first command in an atomic cycle sequence.
7:0	<b>Prefix Opcode 0</b> — R/W. Software programs an SPI opcode into this field that is permitted to run as the first command in an atomic cycle sequence.

**Note:** This register is not writable when the Flash Configuration Lock-Down bit (SPIBAR + 04h:15) is set.



### 22.1.21 OPTYPE—Opcode Type Configuration Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + 96h                      Attribute: R/W  
 Default Value: 0000h                                Size: 16 bits

Entries in this register correspond to the entries in the Opcode Menu Configuration register.

**Note:** The definition below only provides write protection for opcodes that have addresses associated with them. Therefore, any erase or write opcodes that do not use an address should be avoided (for example, “Chip Erase” and “Auto-Address Increment Byte Program”).

Bit	Description
15:14	<b>Opcode Type 7</b> — R/W. See the description for bits 1:0
13:12	<b>Opcode Type 6</b> — R/W. See the description for bits 1:0
11:10	<b>Opcode Type 5</b> — R/W. See the description for bits 1:0
9:8	<b>Opcode Type 4</b> — R/W. See the description for bits 1:0
7:6	<b>Opcode Type 3</b> — R/W. See the description for bits 1:0
5:4	<b>Opcode Type 2</b> — R/W. See the description for bits 1:0
3:2	<b>Opcode Type 1</b> — R/W. See the description for bits 1:0
1:0	<b>Opcode Type 0</b> — R/W. This field specifies information about the corresponding Opcode 0. This information allows the hardware to 1) know whether to use the address field and 2) provide BIOS and Shared Flash protection capabilities. The encoding of the two bits is: 00 = No address associated with this Opcode; Read cycle type 01 = No address associated with this Opcode; Write cycle type 10 = Address required; Read cycle type 11 = Address required; Write cycle type

**Note:** This register is not writable when the SPI Configuration Lock-Down bit (SPIBAR + 00h:15) is set.

### 22.1.22 OPMENU—Opcode Menu Configuration Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + 98h                      Attribute: R/W  
 Default Value: 0000000000000000h              Size: 64 bits

Eight entries are available in this register to give BIOS a sufficient set of commands for communicating with the flash device, while also restricting what malicious software can do. This keeps the hardware flexible enough to operate with a wide variety of SPI devices.

**Note:** It is recommended that BIOS avoid programming Write Enable opcodes in this menu. Malicious software could then perform writes and erases to the SPI flash without using the atomic cycle mechanism. This could cause functional failures in a shared flash environment. Write Enable opcodes should only be programmed in the Prefix Opcodes.

Bit	Description
63:56	<b>Allowable Opcode 7</b> — R/W. See the description for bits 7:0
55:48	<b>Allowable Opcode 6</b> — R/W. See the description for bits 7:0
47:40	<b>Allowable Opcode 5</b> — R/W. See the description for bits 7:0
39:32	<b>Allowable Opcode 4</b> — R/W. See the description for bits 7:0



Bit	Description
31:24	<b>Allowable Opcode 3</b> – R/W. See the description for bits 7:0
23:16	<b>Allowable Opcode 2</b> – R/W. See the description for bits 7:0
15:8	<b>Allowable Opcode 1</b> – R/W. See the description for bits 7:0
7:0	<b>Allowable Opcode 0</b> – R/W. Software programs an SPI opcode into this field for use when initiating SPI commands through the Control Register.

This register is not writable when the SPI Configuration Lock-Down bit (SPIBAR + 00h:15) is set.

### 22.1.23 BBAR—BIOS Base Address Configuration Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + A0h                      Attribute: R/W, RO  
 Default Value: 00000000h                      Size: 32 bits

Eight entries are available in this register to give BIOS a sufficient set of commands for communicating with the flash device, while also restricting what malicious software can do. This keeps the hardware flexible enough to operate with a wide variety of SPI devices.

Bit	Description
31:24	Reserved
23:8	<b>Bottom of System Flash</b> — R/W. This field determines the bottom of the System BIOS. The PCH will not run programmed commands nor memory reads whose address field is less than this value. this field corresponds to bits 23:8 of the 3-byte address; bits 7:0 are assumed to be 00h for this vector when comparing to a potential SPI address. <b>Note:</b> The SPI host controller prevents any programmed cycle using the address register with an address less than the value in this register. Some flash devices specify that the Read ID command must have an address of 0000h or 0001h. If this command must be supported with these devices, it must be performed with the BIOS BAR.
7:0	Reserved

### 22.1.24 FDOC—Flash Descriptor Observability Control Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + B0h                      Attribute: R/W  
 Default Value: 00000000h                      Size: 32 bits

**Note:** This register that can be used to observe the contents of the Flash Descriptor that is stored in the PCH Flash Controller. This register is only applicable when SPI device is in descriptor mode.

Bit	Description
31:15	Reserved
14:12	<b>Flash Descriptor Section Select (FDSS)</b> – R/W. Selects which section within the loaded Flash Descriptor to observe. 000 = Flash Signature and Descriptor Map 001 = Component 010 = Region 011 = Master 111 = Reserved
11:2	<b>Flash Descriptor Section Index (FDSI)</b> – R/W. Selects the DW offset within the Flash Descriptor Section to observe.
1:0	Reserved





### 22.1.25 FDOD—Flash Descriptor Observability Data Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + B4h      Attribute: RO  
 Default Value: 00000000h      Size: 32 bits

**Note:** This register that can be used to observe the contents of the Flash Descriptor that is stored in the PCH Flash Controller.

Bit	Description
31:0	<b>Flash Descriptor Section Data (FSDS)</b> — RO. Returns the DW of data to observe as selected in the Flash Descriptor Observability Control.

### 22.1.26 AFC—Additional Flash Control Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + C0h      Attribute: RO, R/W  
 Default Value: 00000000h      Size: 32 bits.

Bit	Description
31:3	Reserved
2	<b>Flash Host Dynamic Clock Gating Enable</b> — R/W. 0 = Flash Host Interface Logic Dynamic Clock Gating is Disabled 1 = Flash Host Interface Logic Dynamic Clock Gating is Enabled This register is only reset on a SPI reset of both the Host and the ME partitions.
1	<b>Flash ME Dynamic Clock Gating Enable</b> — R/W. 0 = Flash ME Interface Logic Dynamic Clock Gating is Disabled 1 = Flash ME Interface Logic Dynamic Clock Gating is Enabled This register is only reset on a SPI reset of both the Host and the ME partitions.
0	<b>Flash Controller Core Dynamic Clock Gating Enable</b> — R/W. 0 = Flash Controller Core Dynamic Clock Gating is Disabled 1 = Flash Controller Core Dynamic Clock Gating is Enabled

### 22.1.27 LVSCC— Host Lower Vendor Specific Component Capabilities Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + C4h      Attribute: RO, R/WL  
 Default Value: 00000000h      Size: 32 bits

**Note:** All attributes described in LVSCC must apply to all flash space below the FPBA, even if it spans between two separate flash parts. This register is only applicable when SPI device is in descriptor mode.

Bit	Description
31:24	Reserved
23	<b>Vendor Component Lock (LVCL)</b> — R/W. This register locks itself when set. 0 = The lock bit is not set 1 = The Vendor Component Lock bit is set. <b>Note:</b> This bit applies to both UVSCC and LVSCC registers.
22:16	Reserved
15:8	<b>Lower Erase Opcode (LEO)</b> — R/W. This register is programmed with the Flash erase instruction opcode required by the vendor's Flash component. This register is locked by the Vendor Component Lock (LVCL) bit.



Bit	Description
7:5	Reserved
4	<p><b>Write Enable on Write Status (LWEWS)</b> — R/W. This register is locked by the Vendor Component Lock (LVCL) bit.            0 = No automatic write of 00h will be made to the SPI flash's status register)            1 = A write of 00h to the SPI flash's status register will be sent on EVERY write and erase to the SPI flash. 06h 01h 00h is the opcode sequence used to unlock the Status register.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>This bit should not be set to 1 if there are non-volatile bits in the SPI flash's status register. This may lead to premature flash wear out.</li> <li>This is not an atomic sequence. If the SPI component's status register is non-volatile, then BIOS should issue an atomic software sequence cycle to unlock the flash part.</li> <li>Bit 3 and bit 4 should NOT be both set to 1.</li> </ol>
3	<p><b>Lower Write Status Required (LWSR)</b> — R/W. This register is locked by the Vendor Component Lock (LVCL) bit.            0 = No automatic write of 00h will be made to the SPI flash's status register)            1 = A write of 00h to the SPI flash's status register will be sent on EVERY write and erase to the SPI flash. 50h 01h 00h is the opcode sequence used to unlock the Status register.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>This bit should not be set to 1 if there are non volatile bits in the SPI flash's status register. This may lead to premature flash wear out.</li> <li>This is not an atomic sequence. If the SPI component's status register is non-volatile, then BIOS should issue an atomic software sequence cycle to unlock the flash part.</li> <li>Bit 3 and bit 4 should NOT be both set to 1.</li> </ol>
2	<p><b>Lower Write Granularity (LWG)</b> — R/W. This register is locked by the Vendor Component Lock (LVCL) bit.            0 = 1 Byte            1 = 64 Byte</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>If more than one Flash component exists, this field must be set to the lowest common write granularity of the different Flash components.</li> <li>If using 64 B write, BIOS must ensure that multiple byte writes do not occur over 256 B boundaries. This will lead to corruption as the write will wrap around the page boundary on the SPI flash part. This is a a feature page writable SPI flash.</li> </ol>
1:0	<p><b>Lower Block/Sector Erase Size (LBES)</b>— R/W. This field identifies the erasable sector size for all Flash components.            00 = 256 Byte            01 = 4 KB            10 = 8 KB            11 = 64 KB</p> <p>This register is locked by the Vendor Component Lock (LVCL) bit.            Hardware takes no action based on the value of this register. The contents of this register are to be used only by software and can be read in the HSFSTS.BERASE register in both the BIOS and the GbE program registers if FLA is less than FPBA.</p>

### 22.1.28 UVSCC— Host Upper Vendor Specific Component Capabilities Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + C8h                      Attribute: RO, R/WL  
 Default Value: 00000000h                      Size: 32 bits

**Note:** All attributes described in UVSCC must apply to all flash space equal to or above the FPBA, even if it spans between two separate flash parts. This register is only applicable when SPI device is in descriptor mode.

**Note:** To prevent this register from being modified you must use LVSCC.VCL bit.

Bit	Description
31:16	Reserved



Bit	Description
15:8	<b>Upper Erase Opcode (UEO)</b> — R/W. This register is programmed with the Flash erase instruction opcode required by the vendor's Flash component. This register is locked by the Vendor Component Lock (UVCL) bit.
7:5	Reserved
4	<b>Write Enable on Write Status (UWEWS)</b> — R/W. This register is locked by the Vendor Component Lock (UVCL) bit. 0 = No automatic write of 00h will be made to the SPI flash's status register) 1 = A write of 00h to the SPI flash's status register will be sent on EVERY write and erase to the SPI flash. 06h 01h 00h is the opcode sequence used to unlock the Status register. <b>Notes:</b> 1. This bit should not be set to 1 if there are non volatile bits in the SPI flash's status register. This may lead to premature flash wear out. 2. This is not an atomic sequence. If the SPI component's status register is non-volatile, then BIOS should issue an atomic software sequence cycle to unlock the flash part. 3. Bit 3 and bit 4 should NOT be both set to 1.
3	<b>Upper Write Status Required (UWSR)</b> — R/W. This register is locked by the Vendor Component Lock (UVCL) bit. 0 = No automatic write of 00h will be made to the SPI flash's status register) 1 = A write of 00h to the SPI flash's status register will be sent on EVERY write and erase to the SPI flash. 50h 01h 00h is the opcode sequence used to unlock the Status register. <b>Notes:</b> 1. This bit should not be set to '1' if there are non volatile bits in the SPI flash's status register. This may lead to premature flash wear out. 2. This is not an atomic sequence. If the SPI component's status register is non-volatile, then BIOS should issue an atomic software sequence cycle to unlock the flash part. 3. Bit 3 and bit 4 should NOT be both set to 1.
2	<b>Upper Write Granularity (UWG)</b> — R/W. This register is locked by the Vendor Component Lock (UVCL) bit. 0 = 1 Byte 1 = 64 Byte <b>Notes:</b> 1. If more than one Flash component exists, this field must be set to the lowest common write granularity of the different Flash components. 2. If using 64 B write, BIOS must ensure that multiple byte writes do not occur over 256 B boundaries. This will lead to corruption as the write will wrap around the page boundary on the SPI flash part. This is a feature page writable SPI flash.
1:0	<b>Upper Block/Sector Erase Size (UBES)</b> — R/W. This field identifies the erasable sector size for all Flash components. Valid Bit Settings: 00 = 256 Byte 01 = 4 KB 10 = 8 KB 11 = 64 KB This register is locked by the Vendor Component Lock (UVCL) bit. Hardware takes no action based on the value of this register. The contents of this register are to be used only by software and can be read in the HSFSTS.BERASE register in both the BIOS and the GbE program registers if FLA is greater or equal to FPBA.

### 22.1.29 FPB — Flash Partition Boundary Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + D0h                      Attribute: RO  
Default Value: 00000000h                      Size: 32 bits

**Note:** This register is only applicable when SPI device is in descriptor mode.

Bit	Description
31:13	Reserved
12:0	<b>Flash Partition Boundary Address (FPBA)</b> — RO. This register reflects the value of Flash Descriptor Component FPBA field.



### 22.1.30 SRDL – Soft Reset Data Lock Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + F0h      Attribute: R/WL  
Default Value: 00000000h      Size: 32 bits

Bit	Description
31:1	Reserved
0	<p><b>Set_Stap Lock (SSL)</b> – R/WL. 0 = The SRDL (this register), SRDC (SPIBAR+F4h), and SRD (SPIBAR+F4h) registers are writeable. 1 = The SRDL (this register), SRDC (SPIBAR+F4h), and SRD (SPIBAR+F4h) registers are locked. <b>Note:</b> That this bit is reset to '0' on CF9h resets.</p>

### 22.1.31 SRDC – Soft Reset Data Control Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + F4h      Attribute: R/WL  
Default Value: 00000000h      Size: 32 bits

Bit	Description
31:1	Reserved
0	<p><b>Soft Reset Data Select (SRDS)</b> – R/WL. 0 = The Set_Stap data sends the default processor configuration data. 1 = The Set_Stap message bits come from the Set_Stap Msg Data register. <b>Notes:</b> 1. This bit is reset by the RSMRST# or when the Resume well loses power. 2. This bit is locked by the SSL bit (SPIBAR+F0h:bit 0).</p>

### 22.1.32 SRD – Soft Reset Data Register (SPI Memory Mapped Configuration Registers)

Memory Address: SPIBAR + F8h      Attribute: R/WL  
Default Value: 00000000h      Size: 32 bits

Bit	Description
31:14	Reserved
13:0	<p><b>Notes: Set_Stap Data (SSD)</b> – R/WL. 1. These bits are reset by the RSMRST#, or when the Resume well loses power. 2. These bits are locked by the SSL bit (SPIBAR+F0h:bit 0).</p>



## 22.2 Flash Descriptor Records

The following sections describe the data structure of the Flash Descriptor on the SPI device. These are not registers within the PCH.

## 22.3 OEM Section

Memory Address: F00h

Default Value:

Size:

256 Bytes

256 Bytes are reserved at the top of the Flash Descriptor for use by the OEM. The information stored by the OEM can only be written during the manufacturing process as the Flash Descriptor read/write permissions must be set to Read Only when the computer leaves the manufacturing floor. The PCH Flash controller does not read this information. FFh is suggested to reduce programming time.

## 22.4 GbE SPI Flash Program Registers

The GbE Flash registers are memory-mapped with a base address MBARB found in the GbE LAN register chapter Device 25: Function 0: Offset 14h. The individual registers are then accessible at MBARB + Offset as indicated in the following table.

These memory mapped registers must be accessed in byte, word, or DWord quantities.

**Note:** These register are only applicable when SPI flash is used in descriptor mode.

**Table 22-2. Gigabit LAN SPI Flash Program Register Address Map (GbE LAN Memory Mapped Configuration Registers) (Sheet 1 of 2)**

MBARB + Offset	Mnemonic	Register Name	Default	Attribute
00h-03h	GLFPR	Gigabit LAN Flash Primary Region	00000000h	RO
04h-05h	HSFS	Hardware Sequencing Flash Status	0000h	RO, R/WC, R/W
06h-07h	HSFC	Hardware Sequencing Flash Control	0000h	R/W, R/WS
08h-0Bh	FADDR	Flash Address	00000000h	R/W
0Ch-0Fh	—	Reserved	00000000h	
10h-13h	FDATA0	Flash Data 0	00000000h	R/W
14h-4Fh	—	Reserved	00000000h	
50h-53h	FRAP	Flash Region Access Permissions	00000000h	RO, R/W
54h-57h	FREG0	Flash Region 0	00000000h	RO
58h-5Bh	FREG1	Flash Region 1	00000000h	RO
5Ch-5F	FREG2	Flash Region 2	00000000h	RO
60h-63h	FREG3	Flash Region 3	00000000h	RO
64h-73h	—	Reserved for Future Flash Regions		
74h-77h	PRO	Flash Protected Range 0	00000000h	R/W
78h-7Bh	PR1	Flash Protected Range 1	00000000h	R/W
7Ch-8Fh	—	Reserved		
90h	SSFS	Software Sequencing Flash Status	00h	RO, R/WC
91h-93h	SSFC	Software Sequencing Flash Control	000000h	R/W



**Table 22-2. Gigabit LAN SPI Flash Program Register Address Map (GbE LAN Memory Mapped Configuration Registers) (Sheet 2 of 2)**

MBARB + Offset	Mnemonic	Register Name	Default	Attribute
94h–95h	PREOP	Prefix Opcode Configuration	0000h	R/W
96h–97h	OPTYPE	Opcode Type Configuration	0000h	R/W
98h–9Fh	OPMENU	Opcode Menu Configuration	000000000000 0000h	R/W
A0h–DFh	—	Reserved		

### 22.4.1 GLFPR –Gigabit LAN Flash Primary Region Register (GbE LAN Memory Mapped Configuration Registers)

Memory Address: MBARB + 00h                      Attribute: RO  
 Default Value: 00000000h                      Size: 32 bits

Bit	Description
31:29	Reserved
28:16	<b>GbE Flash Primary Region Limit (PRL)</b> — RO. This specifies address bits 24:12 for the Primary Region Limit. The value in this register loaded from the contents in the Flash Descriptor.FLREG3.Region Limit
15:13	Reserved
12:0	<b>GbE Flash Primary Region Base (PRB)</b> — RO. This specifies address bits 24:12 for the Primary Region Base. The value in this register is loaded from the contents in the Flash Descriptor.FLREG3.Region Base

### 22.4.2 HSFS—Hardware Sequencing Flash Status Register (GbE LAN Memory Mapped Configuration Registers)

Memory Address: MBARB + 04h                      Attribute: RO, R/WC, R/W  
 Default Value: 0000h                      Size: 16 bits

Bit	Description
15	<b>Flash Configuration Lock-Down (FLOCKDN)</b> — R/W. When set to 1, those Flash Program Registers that are locked down by this FLOCKDN bit cannot be written. Once set to 1, this bit can only be cleared by a hardware reset due to a global reset or host partition reset in an Intel® ME enabled system.
14	<b>Flash Descriptor Valid (FDV)</b> — RO. This bit is set to a 1 if the Flash Controller read the correct Flash Descriptor Signature. If the Flash Descriptor Valid bit is not 1, software cannot use the Hardware Sequencing registers, but must use the software sequencing registers. Any attempt to use the Hardware Sequencing registers will result in the FCERR bit being set.
13	<b>Flash Descriptor Override Pin Strap Status (FDOPSS)</b> — RO. This bit indicates the condition of the Flash Descriptor Security Override / Intel ME Debug Mode pin strap. 0 = The Flash Descriptor Security Override / Intel ME Debug Mode strap is set using external pull-up on HDA_SDO 1 = No override
12:6	Reserved



Bit	Description
5	<b>SPI Cycle In Progress (SCIP)</b> — RO. Hardware sets this bit when software sets the Flash Cycle Go (FGO) bit in the Hardware Sequencing Flash Control register. This bit remains set until the cycle completes on the SPI interface. Hardware automatically sets and clears this bit so that software can determine when read data is valid and/or when it is safe to begin programming the next command. Software must only program the next command when this bit is 0.
4:3	<b>Block/Sector Erase Size (BERASE)</b> — RO. This field identifies the erasable sector size for all Flash components. 00 = 256 Byte 01 = 4 K Byte 10 = 8 K Byte 11 = 64 K Byte If the Flash Linear Address is less than FPBA then this field reflects the value in the LVSCC.LBES register. If the Flash Linear Address is greater or equal to FPBA then this field reflects the value in the UVSCC.UBES register.
2	<b>Access Error Log (AEL)</b> — R/W/C. Hardware sets this bit to a 1 when an attempt was made to access the BIOS region using the direct access method or an access to the BIOS Program Registers that violated the security restrictions. This bit is simply a log of an access security violation. This bit is cleared by software writing a 1.
1	<b>Flash Cycle Error (FCERR)</b> — R/W/C. Hardware sets this bit to 1 when a program register access is blocked to the FLASH due to one of the protection policies or when any of the programmed cycle registers is written while a programmed access is already in progress. This bit remains asserted until cleared by software writing a 1 or until hardware reset occurs due to a global reset or host partition reset in an Intel® ME enabled system. Software must clear this bit before setting the FLASH Cycle GO bit in this register.
0	<b>Flash Cycle Done (FDONE)</b> — R/W/C. The PCH sets this bit to 1 when the SPI Cycle completes after software previously set the FGO bit. This bit remains asserted until cleared by software writing a 1 or hardware reset due to a global reset or host partition reset in an Intel® ME enabled system. When this bit is set and the SPI SMI# Enable bit is set, an internal signal is asserted to the SMI# generation block. Software must make sure this bit is cleared prior to enabling the SPI SMI# assertion for a new programmed access.

### 22.4.3 HSFC—Hardware Sequencing Flash Control Register (GbE LAN Memory Mapped Configuration Registers)

Memory Address: MBARB + 06h      Attribute: R/W, R/WS  
 Default Value: 0000h      Size: 16 bits

Bit	Description
15:10	Reserved
9:8	<b>Flash Data Byte Count (FDBC)</b> — R/W. This field specifies the number of bytes to shift in or out during the data portion of the SPI cycle. The contents of this register are 0s based with 0b representing 1 byte and 11b representing 4 bytes. The number of bytes transferred is the value of this field plus 1. This field is ignored for the Block Erase command.



Bit	Description
7:3	Reserved
2:1	<b>FLASH Cycle (FCYCLE)</b> — R/W. This field defines the Flash SPI cycle type generated to the FLASH when the FGO bit is set as defined below: 00 = Read (1 up to 4 bytes by setting FDBC) 01 = Reserved 10 = Write (1 up to 4 bytes by setting FDBC) 11 = Block Erase
0	<b>Flash Cycle Go (FGO)</b> — R/W/S. A write to this register with a 1 in this bit initiates a request to the Flash SPI Arbiter to start a cycle. This register is cleared by hardware when the cycle is granted by the SPI arbiter to run the cycle on the SPI bus. When the cycle is complete, the FDONE bit is set. Software is forbidden to write to any register in the HSFLCTL register between the FGO bit getting set and the FDONE bit being cleared. Any attempt to violate this rule will be ignored by hardware. Hardware allows other bits in this register to be programmed for the same transaction when writing this bit to 1. This saves an additional memory write. This bit always returns 0 on reads.

### 22.4.4 FADDR—Flash Address Register (GbE LAN Memory Mapped Configuration Registers)

Memory Address: MBARB + 08h                      Attribute: R/W  
 Default Value: 00000000h                      Size: 32 bits

Bit	Description
31:25	Reserved
24:0	<b>Flash Linear Address (FLA)</b> — R/W. The FLA is the starting byte linear address of a SPI Read or Write cycle or an address within a Block for the Block Erase command. The Flash Linear Address must fall within a region for which BIOS has access permissions.

### 22.4.5 FDATA0—Flash Data 0 Register (GbE LAN Memory Mapped Configuration Registers)

Memory Address: MBARB + 10h                      Attribute: R/W  
 Default Value: 00000000h                      Size: 32 bits


Bit	Description
31:0	<b>Flash Data 0 (FD0)</b> — R/W. This field is shifted out as the SPI Data on the Master-Out Slave-In Data pin during the data portion of the SPI cycle. This register also shifts in the data from the Master-In Slave-Out pin into this register during the data portion of the SPI cycle. The data is always shifted starting with the least significant byte, msb to lsb, followed by the next least significant byte, msb to lsb, etc. Specifically, the shift order on SPI in terms of bits within this register is: 7-6-5-4-3-2-1-0-15-14-13-...8-23-22-...16-31...24 Bit 24 is the last bit shifted out/in. There are no alignment assumptions; byte 0 always represents the value specified by the cycle address. Note that the data in this register may be modified by the hardware during any programmed SPI transaction. Direct Memory Reads do not modify the contents of this register.

### 22.4.6 FRAP—Flash Regions Access Permissions Register (GbE LAN Memory Mapped Configuration Registers)

Memory Address: MBARB + 50h                      Attribute: RO, R/W  
 Default Value: 00000808h                      Size: 32 bits

Bit	Description
31:28	Reserved





Bit	Description
27:25	<b>GbE Master Write Access Grant (GMWAG)</b> — R/W. Each bit 27:25 corresponds to Master[3:1]. GbE can grant one or more masters write access to the GbE region 3 overriding the permissions in the Flash Descriptor. Master[1] is Host Processor/BIOS, Master[2] is Intel ME, Master[3] is Host processor/GbE. The contents of this register are locked by the FLOCKDN bit.
24:20	Reserved
19:17	<b>GbE Master Read Access Grant (GMRAG)</b> — R/W. Each bit 19:17 corresponds to Master[3:1]. GbE can grant one or more masters read access to the GbE region 3 overriding the read permissions in the Flash Descriptor. Master[1] is Host processor/BIOS, Master[2] is Intel ME, Master[3] is GbE. The contents of this register are locked by the FLOCKDN bit
16:12	Reserved
11:8	<b>GbE Region Write Access (GRWA)</b> — RO. Each bit 11:8 corresponds to Regions 3:0. If the bit is set, this master can erase and write that particular region through register accesses. The contents of this register are that of the Flash Descriptor. Flash Master 3.Master Region Write Access OR a particular master has granted GbE write permissions in their Master Write Access Grant register OR the Flash Descriptor Security Override strap is set.
7:4	Reserved
3:0	<b>GbE Region Read Access (GRRR)</b> — RO. Each bit 3:0 corresponds to Regions 3:0. If the bit is set, this master can read that particular region through register accesses. The contents of this register are that of the Flash Descriptor. Flash Master 3.Master Region Write Access OR a particular master has granted GbE read permissions in their Master Read Access Grant register.

### 22.4.7 FREG0—Flash Region 0 (Flash Descriptor) Register (GbE LAN Memory Mapped Configuration Registers)

Memory Address: MBARB + 54h                      Attribute: RO  
Default Value: 00000000h                      Size: 32 bits

Bit	Description
31:29	Reserved
28:16	<b>Region Limit (RL)</b> — RO. This specifies address bits 24:12 for the Region 0 Limit. The value in this register is loaded from the contents in the Flash Descriptor.FLREG0.Region Limit.
15:13	Reserved
12:0	<b>Region Base (RB)</b> — RO. This specifies address bits 24:12 for the Region 0 Base The value in this register is loaded from the contents in the Flash Descriptor.FLREG0.Region Base.

### 22.4.8 FREG1—Flash Region 1 (BIOS Descriptor) Register (GbE LAN Memory Mapped Configuration Registers)

Memory Address: MBARB + 58h                      Attribute: RO  
Default Value: 00000000h                      Size: 32 bits

Bit	Description
31	Reserved
30:16	<b>Region Limit (RL)</b> — RO. This specifies address bits 26:12 for the Region 1 Limit. The value in this register is loaded from the contents in the Flash Descriptor.FLREG1.Region Limit.
15	Reserved
14:0	<b>Region Base (RB)</b> — RO. This specifies address bits 26:12 for the Region 1 Base The value in this register is loaded from the contents in the Flash Descriptor.FLREG1.Region Base.



### 22.4.9 FREG2—Flash Region 2 (Intel ME) Register (GbE LAN Memory Mapped Configuration Registers)

Memory Address: MBARB + 5Ch                      Attribute: RO  
 Default Value: 00000000h                      Size: 32 bits

Bit	Description
31:29	Reserved
28:16	<b>Region Limit (RL)</b> — RO. This specifies address bits 24:12 for the Region 2 Limit. The value in this register is loaded from the contents in the Flash Descriptor.FLREG2.Region Limit.
15:13	Reserved
12:0	<b>Region Base (RB)</b> — RO. This specifies address bits 24:12 for the Region 2 Base. The value in this register is loaded from the contents in the Flash Descriptor.FLREG2.Region Base.

### 22.4.10 FREG3—Flash Region 3 (GbE) Register (GbE LAN Memory Mapped Configuration Registers)

Memory Address: MBARB + 60h                      Attribute: RO  
 Default Value: 00000000h                      Size: 32 bits

Bit	Description
31:29	Reserved
28:16	<b>Region Limit (RL)</b> — RO. This specifies address bits 24:12 for the Region 3 Limit. The value in this register is loaded from the contents in the Flash Descriptor.FLREG3.Region Limit.
15:13	Reserved
12:0	<b>Region Base (RB)</b> — RO. This specifies address bits 24:12 for the Region 3 Base. The value in this register is loaded from the contents in the Flash Descriptor.FLREG3.Region Base.

### 22.4.11 PR0—Protected Range 0 Register (GbE LAN Memory Mapped Configuration Registers)

Memory Address: MBARB + 74h                      Attribute: R/W  
 Default Value: 00000000h                      Size: 32 bits

**Note:** This register can not be written when the FLOCKDN bit is set to 1.

Bit	Description
31	<b>Write Protection Enable</b> — R/W. When set, this bit indicates that the Base and Limit fields in this register are valid and that writes and erases directed to addresses between them (inclusive) must be blocked by hardware. The base and limit fields are ignored when this bit is cleared.
30:29	Reserved
28:16	<b>Protected Range Limit</b> — R/W. This field corresponds to FLA address bits 24:12 and specifies the upper limit of the protected range. Address bits 11:0 are assumed to be FFFh for the limit comparison. Any address greater than the value programmed in this field is unaffected by this protected range.



Bit	Description
15	<b>Read Protection Enable</b> — R/W. When set, this bit indicates that the Base and Limit fields in this register are valid and that read directed to addresses between them (inclusive) must be blocked by hardware. The base and limit fields are ignored when this bit is cleared.
14:13	Reserved
12:0	<b>Protected Range Base</b> — R/W. This field corresponds to FLA address bits 24:12 and specifies the lower base of the protected range. Address bits 11:0 are assumed to be 000h for the base comparison. Any address less than the value programmed in this field is unaffected by this protected range.

### 22.4.12 PR1—Protected Range 1 Register (GbE LAN Memory Mapped Configuration Registers)

Memory Address: MBARB + 78h                      Attribute: R/W  
 Default Value: 00000000h                      Size: 32 bits

**Note:** This register can not be written when the FLOCKDN bit is set to 1.

Bit	Description
31	<b>Write Protection Enable</b> — R/W. When set, this bit indicates that the Base and Limit fields in this register are valid and that writes and erases directed to addresses between them (inclusive) must be blocked by hardware. The base and limit fields are ignored when this bit is cleared.
30:29	Reserved
28:16	<b>Protected Range Limit</b> — R/W. This field corresponds to FLA address bits 24:12 and specifies the upper limit of the protected range. Address bits 11:0 are assumed to be FFFh for the limit comparison. Any address greater than the value programmed in this field is unaffected by this protected range.
15	<b>Read Protection Enable</b> — R/W. When set, this bit indicates that the Base and Limit fields in this register are valid and that read directed to addresses between them (inclusive) must be blocked by hardware. The base and limit fields are ignored when this bit is cleared.
14:13	Reserved
12:0	<b>Protected Range Base</b> — R/W. This field corresponds to FLA address bits 24:12 and specifies the lower base of the protected range. Address bits 11:0 are assumed to be 000h for the base comparison. Any address less than the value programmed in this field is unaffected by this protected range.

### 22.4.13 SSFS—Software Sequencing Flash Status Register (GbE LAN Memory Mapped Configuration Registers)

Memory Address: MBARB + 90h                      Attribute: RO, R/WC  
 Default Value: 00h                      Size: 8 bits

**Note:** The Software Sequencing control and status registers are reserved if the hardware sequencing control and status registers are used.

Bit	Description
7:5	Reserved
4	<b>Access Error Log (AEL)</b> — RO. This bit reflects the value of the Hardware Sequencing Status AEL register.
3	<b>Flash Cycle Error (FCERR)</b> — R/WC. Hardware sets this bit to 1 when a programmed access is blocked from running on the SPI interface due to one of the protection policies or when any of the programmed cycle registers is written while a programmed access is already in progress. This bit remains asserted until cleared by software writing a 1 or hardware reset due to a global reset or host partition reset in an Intel ME enabled system.



Bit	Description
2	<b>Cycle Done Status</b> — R/WC. The PCH sets this bit to 1 when the SPI Cycle completes (that is, SCIP bit is 0) after software sets the GO bit. This bit remains asserted until cleared by software writing a 1 or hardware reset due to a global reset or host partition reset in an Intel® ME enabled system. When this bit is set and the SPI SMI# Enable bit is set, an internal signal is asserted to the SMI# generation block. Software must make sure this bit is cleared prior to enabling the SPI SMI# assertion for a new programmed access.
1	Reserved
0	<b>SPI Cycle In Progress (SCIP)</b> — RO. Hardware sets this bit when software sets the SPI Cycle Go bit in the Command register. This bit remains set until the cycle completes on the SPI interface. Hardware automatically sets and clears this bit so that software can determine when read data is valid and/or when it is safe to begin programming the next command. Software must only program the next command when this bit is 0.

### 22.4.14 SSFC—Software Sequencing Flash Control Register (GbE LAN Memory Mapped Configuration Registers)

Memory Address: MBARB + 91h                      Attribute: R/W  
 Default Value: 000000h                      Size: 24 bits

Bit	Description
23:19	Reserved
18:16	<b>SPI Cycle Frequency (SCF)</b> — R/W. This register sets frequency to use for all SPI software sequencing cycles (write, erase, fast read, read status, etc.) except for the read cycle which always run at 20 MHz. 000 = 20 MHz 001 = 33 MHz All other values = Reserved. This register is locked when the SPI Configuration Lock-Down bit is set.
15	Reserved
14	<b>Data Cycle (DS)</b> — R/W. When set to 1, there is data that corresponds to this transaction. When 0, no data is delivered for this cycle, and the DBC and data fields themselves are don't cares.
13:8	<b>Data Byte Count (DBC)</b> — R/W. This field specifies the number of bytes to shift in or out during the data portion of the SPI cycle. The valid settings (in decimal) are any value from 0 to 3. The number of bytes transferred is the value of this field plus 1. Note that when this field is 00b, then there is 1 byte to transfer and that 11b means there are 4 bytes to transfer.
7	Reserved
6:4	<b>Cycle Opcode Pointer (COP)</b> — R/W. This field selects one of the programmed opcodes in the Opcode Menu to be used as the SPI Command/Opcodes. In the case of an Atomic Cycle Sequence, this determines the second command.
3	<b>Sequence Prefix Opcode Pointer (SPOP)</b> — R/W. This field selects one of the two programmed prefix opcodes for use when performing an Atomic Cycle Sequence. A value of 0 points to the opcode in the least significant byte of the Prefix Opcodes register. By making this programmable, the PCH supports flash devices that have different opcodes for enabling writes to the data space versus status register.
2	<b>Atomic Cycle Sequence (ACS)</b> — R/W. When set to 1 along with the SCGO assertion, the PCH will execute a sequence of commands on the SPI interface without allowing the LAN component to arbitrate and interleave cycles. The sequence is composed of: <ul style="list-style-type: none"> <li>• Atomic Sequence Prefix Command (8-bit opcode only)</li> <li>• Primary Command specified below by software (can include address and data)</li> <li>• Polling the Flash Status Register (opcode 05h) until bit 0 becomes 0b.</li> </ul> The SPI Cycle in Progress bit remains set and the Cycle Done Status bit remains unset until the Busy bit in the Flash Status Register returns 0.



Bit	Description
1	<b>SPI Cycle Go (SCGO)</b> — R/WS. This bit always returns 0 on reads. However, a write to this register with a '1' in this bit starts the SPI cycle defined by the other bits of this register. The "SPI Cycle in Progress" (SCIP) bit gets set by this action. Hardware must ignore writes to this bit while the Cycle In Progress bit is set. Hardware allows other bits in this register to be programmed for the same transaction when writing this bit to 1. This saves an additional memory write.
0	Reserved

### 22.4.15 PREOP—Prefix Opcode Configuration Register (GbE LAN Memory Mapped Configuration Registers)

Memory Address: MBARB + 94h      Attribute: R/W  
Default Value: 0000h      Size: 16 bits

Bit	Description
15:8	<b>Prefix Opcode 1</b> — R/W. Software programs an SPI opcode into this field that is permitted to run as the first command in an atomic cycle sequence.
7:0	<b>Prefix Opcode 0</b> — R/W. Software programs an SPI opcode into this field that is permitted to run as the first command in an atomic cycle sequence.

**Note:** This register is not writable when the SPI Configuration Lock-Down bit (MBARB + 00h:15) is set.

### 22.4.16 OPTYPE—Opcode Type Configuration Register (GbE LAN Memory Mapped Configuration Registers)

Memory Address: MBARB + 96h      Attribute: R/W  
Default Value: 0000h      Size: 16 bits

Entries in this register correspond to the entries in the Opcode Menu Configuration register.

**Note:** The definition below only provides write protection for opcodes that have addresses associated with them. Therefore, any erase or write opcodes that do not use an address should be avoided (for example, "Chip Erase" and "Auto-Address Increment Byte Program").

Bit	Description
15:14	<b>Opcode Type 7</b> — R/W. See the description for bits 1:0
13:12	<b>Opcode Type 6</b> — R/W. See the description for bits 1:0
11:10	<b>Opcode Type 5</b> — R/W. See the description for bits 1:0
9:8	<b>Opcode Type 4</b> — R/W. See the description for bits 1:0
7:6	<b>Opcode Type 3</b> — R/W. See the description for bits 1:0
5:4	<b>Opcode Type 2</b> — R/W. See the description for bits 1:0
3:2	<b>Opcode Type 1</b> — R/W. See the description for bits 1:0
1:0	<b>Opcode Type 0</b> — R/W. This field specifies information about the corresponding Opcode 0. This information allows the hardware to 1) know whether to use the address field and 2) provide BIOS and Shared Flash protection capabilities. The encoding of the two bits is: 00 = No address associated with this Opcode; Read cycle type 01 = No address associated with this Opcode; Write cycle type 10 = Address required; Read cycle type 11 = Address required; Write cycle type



**Note:** This register is not writable when the SPI Configuration Lock-Down bit (MBARB + 00h:15) is set.

### 22.4.17 OPMENU—Opcode Menu Configuration Register (GbE LAN Memory Mapped Configuration Registers)

Memory Address: MBARB + 98h                      Attribute: R/W  
Default Value: 0000000000000000h              Size: 64 bits

Eight entries are available in this register to give GbE a sufficient set of commands for communicating with the flash device, while also restricting what malicious software can do. This keeps the hardware flexible enough to operate with a wide variety of SPI devices.

**Note:** It is recommended that GbE avoid programming Write Enable opcodes in this menu. Malicious software could then perform writes and erases to the SPI flash without using the atomic cycle mechanism. This could cause functional failures in a shared flash environment. Write Enable opcodes should only be programmed in the Prefix Opcodes.

Bit	Description
63:56	<b>Allowable Opcode 7</b> — R/W. See the description for bits 7:0
55:48	<b>Allowable Opcode 6</b> — R/W. See the description for bits 7:0
47:40	<b>Allowable Opcode 5</b> — R/W. See the description for bits 7:0
39:32	<b>Allowable Opcode 4</b> — R/W. See the description for bits 7:0
31:24	<b>Allowable Opcode 3</b> — R/W. See the description for bits 7:0
23:16	<b>Allowable Opcode 2</b> — R/W. See the description for bits 7:0
15:8	<b>Allowable Opcode 1</b> — R/W. See the description for bits 7:0
7:0	<b>Allowable Opcode 0</b> — R/W. Software programs an SPI opcode into this field for use when initiating SPI commands through the Control Register.

This register is not writable when the SPI Configuration Lock-Down bit (MBARB + 00h:15) is set.

## §




## 23 Thermal Sensor Registers (D31:F6)

### 23.1 PCI Bus Configuration Registers

Table 23-1. Thermal Sensor Register Address Map

Offset	Mnemonic	Register Name	Default	Attribute
00h–01h	VID	Vendor Identification	8086h	RO
02h–03h	DID	Device Identification	3A32h	RO
04h–05h	CMD	Command Register	0000h	R/W, RO
06h–07h	STS	Device Status	0010h	R/WC, RO
08h	RID	Revision ID	00h	RO
09h	PI	Programming Interface	00h	RO
0Ah	SCC	Sub Class Code	80h	RO
0Bh	BCC	Base Class Code	11h	RO
0Ch	CLS	Cache Line Size	00h	RO
0Dh	LT	Latency Timer	00h	RO
0Eh	HTYPE	Header Type	00h	RO
10h–13h	TBAR	Thermal Base Address	00000004h	R/W, RO
14h–17h	TBARH	Thermal Base Address High DWord	00000000h	RO
2Ch–2Dh	SVID	Subsystem Vendor Identifier	0000h	R/WO
2Eh–2Fh	SID	Subsystem Identifier	0000h	R/WO
34h	CAP_PTR	Capabilities Pointer	50h	RO
3Ch	INTLN	Interrupt Line	00h	R/W
3Dh	INTPN	Interrupt Pin	See Description	RO
40h–43h	TBARB	BIOS Assigned Thermal Base Address	00000004h	R/W, RO
44h–47h	TBARBH	BIOS Assigned Thermal Base High DWord	00000000h	R/W
50h–51h	PID	PCI Power Management Capability ID	0001h	RO
52h–53h	PC	Power Management Capabilities	0023h	RO
54h–57h	PCS	Power Management Control and Status	0008h	R/W, RO



### 23.1.1 VID—Vendor Identification Register

Offset Address: 00h-01h                      Attribute: RO  
Default Value: 8086h                      Size: 16 bit  
Lockable: No                      Power Well: Core

Bit	Description
15:0	<b>Vendor ID</b> — RO. This is a 16-bit value assigned to Intel. Intel VID = 8086h

### 23.1.2 DID—Device Identification Register

Offset Address: 02h-03h                      Attribute: RO  
Default Value: 3A32h                      Size: 16 bits

Bit	Description
15:0	<b>Device ID (DID)</b> — RO. Indicates the device number assigned by the SIG.

### 23.1.3 CMD—Command Register

Address Offset: 04h-05h                      Attribute: RO, R/W  
Default Value: 0000h                      Size: 16 bits

Bit	Description
15:11	Reserved
10	<b>Interrupt Disable (ID)</b> — R/W. Enables the device to assert an INTx#. 0 = When cleared, the INTx# signal may be asserted. 1 = When set, the Thermal logic's INTx# signal will be de-asserted.
9	<b>FBE (Fast Back to Back Enable)</b> — RO. Hardwired to 0.
8	<b>SEN (SERR Enable)</b> — RO. Hardwired to 0.
7	<b>WCC (Wait Cycle Control)</b> — RO. Hardwired to 0.
6	<b>PER (Parity Error Response)</b> — RO. Hardwired to 0.
5	<b>VPS (VGA Palette Snoop)</b> — RO. Hardwired to 0.
4	<b>MWI (Memory Write and Invalidate Enable)</b> — RO. Hardwired to 0.
3	<b>SCE (Special Cycle Enable)</b> — RO. Hardwired to 0.
2	<b>BME (Bus Master Enable)</b> — R/W. 0 = Function disabled as bus master. 1 = Function enabled as bus master.
1	<b>Memory Space Enable (MSE)</b> — R/W. 0 = Disable 1 = Enable. Enables memory space accesses to the Thermal registers.
0	<b>IOS (I/O Space)</b> — RO. The Thermal logic does not implement IO Space; therefore, this bit is hardwired to 0.





### 23.1.4 STS—Status Register

Address Offset: 06h–07h                      Attribute: R/WC, RO  
 Default Value: 0010h                      Size: 16 bits

Bit	Description
15	<b>Detected Parity Error (DPE)</b> — R/WC. This bit is set whenever a parity error is seen on the internal interface for this function, regardless of the setting of bit 6 in the command register. Software clears this bit by writing a 1 to this bit location.
14	<b>SERR# Status (SERRS)</b> — RO. Hardwired to 0.
13	<b>Received Master Abort (RMA)</b> — RO. Hardwired to 0.
12	<b>Received Target Abort (RTA)</b> — RO. Hardwired to 0.
11	<b>Signaled Target-Abort (STA)</b> — RO. Hardwired to 0.
10:9	<b>DEVSEL# Timing Status (DEVT)</b> — RO. Hardwired to 0.
8	<b>Master Data Parity Error (MDPE)</b> — RO. Hardwired to 0.
7	<b>Fast Back to Back Capable (FBC)</b> — RO. Hardwired to 0.
6	Reserved
5	<b>66 MHz Capable (C66)</b> — RO. Hardwired to 0.
4	<b>Capabilities List Exists (CLIST)</b> — RO. Indicates that the controller contains a capabilities pointer list. The first item is pointed to by looking at configuration offset 34h.
3	<b>Interrupt Status (IS)</b> — RO. Reflects the state of the INTx# signal at the input of the enable/disable circuit. This bit is a 1 when the INTx# is asserted. This bit is a 0 after the interrupt is cleared (independent of the state of the Interrupt Disable bit in the command register).
2:0	Reserved

### 23.1.5 RID—Revision Identification Register

Address Offset: 08h                      Attribute: RO  
 Default Value: 00h                      Size: 8 bits

Bit	Description
7:0	<b>Revision ID (RID)</b> — RO. Indicates the device specific revision identifier.

### 23.1.6 PI— Programming Interface Register

Address Offset: 09h                      Attribute: RO  
 Default Value: 00h                      Size: 8 bits

Bit	Description
7:0	<b>Programming Interface (PI)</b> — RO. The PCH Thermal logic has no standard programming interface.



### 23.1.7 SCC—Sub Class Code Register

Address Offset: 0Ah                      Attribute: RO  
 Default Value: 80h                      Size: 8 bits

Bit	Description
7:0	<b>Sub Class Code (SCC)</b> — RO. Value assigned to the PCH Thermal logic.

### 23.1.8 BCC—Base Class Code Register

Address Offset: 0Bh                      Attribute: RO  
 Default Value: 11h                      Size: 8 bits

Bit	Description
7:0	<b>Base Class Code (BCC)</b> — RO. Value assigned to the PCH Thermal logic.

### 23.1.9 CLS—Cache Line Size Register

Address Offset: 0Ch                      Attribute: RO  
 Default Value: 00h                      Size: 8 bits

Bit	Description
7:0	<b>Cache Line Size (CLS)</b> — RO. Does not apply to PCI Bus Target-only devices.

### 23.1.10 LT—Latency Timer Register

Address Offset: 0Dh                      Attribute: RO  
 Default Value: 00h                      Size: 8 bits

Bit	Description
7:0	<b>Latency Timer (LT)</b> — RO. Does not apply to PCI Bus Target-only devices.

### 23.1.11 HTYPE—Header Type Register

Address Offset: 0Eh                      Attribute: RO  
 Default Value: 00h                      Size: 8 bits

Bit	Description
7	<b>Multi-Function Device (MFD)</b> — RO. This bit is 0 because a multi-function device only needs to be marked as such in Function 0, and the Thermal registers are not in Function 0.
6:0	<b>Header Type (HTYPE)</b> — RO. Implements Type 0 Configuration header.



### 23.1.12 TBAR—Thermal Base Register

Address Offset: 10h–13h                      Attribute: R/W, RO  
 Default Value: 00000004h                  Size: 32 bits

This BAR creates 4K bytes of memory space to signify the base address of Thermal memory mapped configuration registers. This memory space is active when the Command (CMD) register Memory Space Enable (MSE) bit is set and either TBAR[31:12] or TBARH are programmed to a non-zero address. This BAR is owned by the Operating System, and allows the OS to locate the Thermal registers in system memory space.

Bit	Description
31:12	<b>Thermal Base Address (TBA)</b> — R/W. This field provides the base address for the Thermal logic memory mapped configuration registers. 4 KB bytes are requested by hardwiring bits 11:4 to 0s.
11:4	Reserved
3	<b>Prefetchable (PREF)</b> — RO. Indicates that this BAR is NOT pre-fetchable.
2:1	<b>Address Range (ADDRNG)</b> — RO. Indicates that this BAR can be located anywhere in 64 bit address space.
0	<b>Space Type (SPTYP)</b> — RO. Indicates that this BAR is located in memory space.

### 23.1.13 TBARH—Thermal Base High DWord Register

Address Offset: 14h–17h                      Attribute: R/W, RO  
 Default Value: 00000000h                  Size: 32 bits

This BAR extension holds the high 32 bits of the 64 bit TBAR. In conjunction with TBAR, it creates 4 KB of memory space to signify the base address of Thermal memory mapped configuration registers.

Bit	Description
31:0	<b>Thermal Base Address High (TBAH)</b> — R/W. TBAR bits 61:32.

### 23.1.14 SVID—Subsystem Vendor ID Register

Address Offset: 2Ch–2Dh                      Attribute: R/WO  
 Default Value: 0000h                      Size: 16 bits

This register should be implemented for any function that could be instantiated more than once in a given system. The SVID register, in combination with the Subsystem ID register, enables the operating environment to distinguish one subsystem from the other(s).

Software (BIOS) will write the value to this register. After that, the value can be read, but writes to the register will have no effect. The write to this register should be combined with the write to the SID to create one 32-bit write. This register is not affected by D3<sub>HOT</sub> to D0 reset.

Bit	Description
15:0	<b>SVID (SVID)</b> — R/WO. These R/WO bits have no PCH functionality.



### 23.1.15 SID—Subsystem ID Register

Address Offset: 2Eh–2Fh                      Attribute: R/WO  
Default Value: 0000h                      Size: 16 bits

This register should be implemented for any function that could be instantiated more than once in a given system. The SID register, in combination with the Subsystem Vendor ID register make it possible for the operating environment to distinguish one subsystem from the other(s).

Software (BIOS) will write the value to this register. After that, the value can be read, but writes to the register will have no effect. The write to this register should be combined with the write to the SVID to create one 32-bit write. This register is not affected by D3<sub>HOT</sub> to D0 reset.

Bit	Description
15:0	<b>SID (SAID)</b> — R/WO. These R/WO bits have no PCH functionality.

### 23.1.16 CAP\_PTR—Capabilities Pointer Register

Address Offset: 34h                      Attribute: RO  
Default Value: 50h                      Size: 8 bits

Bit	Description
7:0	<b>Capability Pointer (CP)</b> — RO. Indicates that the first capability pointer offset is offset 50h (Power Management Capability).

### 23.1.17 INTLN—Interrupt Line Register

Address Offset: 3Ch                      Attribute: R/W  
Default Value: 00h                      Size: 8 bits

Bit	Description
7:0	<b>Interrupt Line</b> — R/W. PCH hardware does not use this field directly. It is used to communicate to software the interrupt line that the interrupt pin is connected to.

### 23.1.18 INTPN—Interrupt Pin Register

Address Offset: 3Dh                      Attribute: RO  
Default Value: See description                      Size: 8 bits

Bit	Description
7:4	Reserved
3:0	<b>Interrupt Pin</b> — RO. This reflects the value of the Device 31 interrupt pin bits 27:24 (TTIP) in chipset configuration space.



### 23.1.19 TBARB—BIOS Assigned Thermal Base Address Register

Address Offset: 40h–43h                      Attribute: R/W,RO  
 Default Value: 00000004h                  Size: 32 bits

This BAR creates 4 KB of memory space to signify the base address of Thermal memory mapped configuration registers. This memory space is active when TBARB.SPTYPEN is asserted. This BAR is owned by the BIOS, and allows the BIOS to locate the Thermal registers in system memory space. If both TBAR and TBARB are programmed, then the OS and BIOS each have their own independent “view” of the Thermal registers, and must use the TSIU register to denote Thermal registers ownership/availability.

Bit	Description
31:12	<b>Thermal Base Address (TBA)</b> — R/W. This field provides the base address for the Thermal logic memory mapped configuration registers. 4K B bytes are requested by hardwiring bits 11:4 to 0s.
11:4	Reserved
3	<b>Prefetchable (PREF)</b> — RO. Indicates that this BAR is NOT pre-fetchable.
2:1	<b>Address Range (ADDRNG)</b> — RO. Indicates that this BAR can be located anywhere in 64 bit address space.
0	<b>Space Type Enable (SPTYPEN)</b> — R/W. 0 = Disable. 1 = Enable. When set to 1b by software, enables the decode of this memory BAR.

### 23.1.20 TBARBH—BIOS Assigned Thermal Base High DWord Register

Address Offset: 44h–47h                      Attribute: R/W  
 Default Value: 00000000h                  Size: 32 bits

This BAR extension holds the high 32 bits of the 64 bit TBARB.

Bit	Description
31:0	<b>Thermal Base Address High (TBAH)</b> — R/W. TBAR bits 61:32.

### 23.1.21 PID—PCI Power Management Capability ID Register

Address Offset: 50h–51h                      Attribute: RO  
 Default Value: 0001h                      Size: 16 bits

Bit	Description
15:8	<b>Next Capability (NEXT)</b> — RO. Indicates that this is the last capability structure in the list.
7:0	<b>Cap ID (CAP)</b> — RO. Indicates that this pointer is a PCI power management capability



### 23.1.22 PC—Power Management Capabilities Register

Address Offset: 52h–53h                      Attribute: RO  
Default Value: 0023h                      Size: 16 bits

Bit	Description
15:11	<b>PME_Support</b> — RO. Indicates PME# is not supported
10	<b>D2_Support</b> — RO. The D2 state is not supported.
9	<b>D1_Support</b> — RO. The D1 state is not supported.
8:6	<b>Aux_Current</b> — RO. PME# from D3COLD state is not supported, therefore this field is 000b.
5	<b>Device Specific Initialization (DSI)</b> — RO. Indicates that device-specific initialization is required.
4	Reserved
3	<b>PME Clock (PMEC)</b> — RO. Does not apply. Hardwired to 0.
2:0	<b>Version (VS)</b> — RO. Indicates support for Revision 1.2 of the <i>PCI Power Management Specification</i> .

### 23.1.23 PCS—Power Management Control And Status Register

Address Offset: 54h–57h                      Attribute: R/W, RO  
Default Value: 0008H                      Size: 32 bits

Bit	Description
31:24	<b>Data</b> — RO. Does not apply. Hardwired to 0s.
23	<b>Bus Power/Clock Control Enable (BPCCE)</b> — RO. Hardwired to 0.
22	<b>B2/B3 Support (B23)</b> — RO. Does not apply. Hardwired to 0.
21:16	Reserved
15	<b>PME Status (PMES)</b> — RO. This bit is always 0, since this PCI Function does not generate PME#.
14:9	Reserved
8	<b>PME Enable (PMEE)</b> — RO. This bit is always zero, since this PCI Function does not generate PME#.
7:4	Reserved
3	<b>No Soft Reset</b> — RO. When set 1, this bit indicates that devices transitioning from D3 <sub>HOT</sub> to D0 because of PowerState commands do not perform an internal reset. Configuration context is preserved. Upon transition from D3 <sub>HOT</sub> to D0 initialized state, no additional operating system intervention is required to preserve Configuration Context beyond writing the PowerState bits.
2	Reserved
1:0	<b>Power State (PS)</b> — R/W. This field is used both to determine the current power state of the Thermal controller and to set a new power state. The values are: 00 = D0 state 11 = D3 <sub>HOT</sub> state If software attempts to write a value of 10b or 01b in to this field, the write operation must complete normally; however, the data is discarded and no state change occurs. When in the D3 <sub>HOT</sub> states, the Thermal controller's configuration space is available, but the I/O and memory spaces are not. Additionally, interrupts are blocked. When software changes this value from the D3 <sub>HOT</sub> state to the D0 state, no internal warm (soft) reset is generated.



## 23.2 Thermal Memory Mapped Configuration Registers (Thermal Sensor – D31:F26)

The base memory for these thermal memory mapped configuration registers is specified in the TBARB (D31:F6:Offset 40h). The individual registers are then accessible at TBARB + Offset.

All registers in Table 23-2 are located in the Core Well.

**Table 23-2. Thermal Memory Mapped Configuration Register Address Map**

Offset	Mnemonic	Register Name	Default	Attribute
00h-01h	TEMP	Temperature	0000h	RO
04h	TSC	Thermal Sensor Control	00h	RO,R/W
06h	TSS	Thermal Sensor Status	00h	RO,R/W,R/WC
08h	TSEL	Thermal Sensor Enable and Lock	00h	RO,R/W
0Ah	TSREL	Thermal Sensor Report Enable and Lock	00h	RO,R/W
0Ch	TSMIC	Thermal Sensor SMI Control	00h	RO,R/W
10h-11h	CTT	Catastrophic Trip Point	01FFh	RO,R/W
14h-15h	TAHV	Thermal Alert High Value	0000h	RO,R/W
18h-19h	TALV	Thermal Alert Low Value	0000h	RO,R/W
40h-43h	TL	Throttle Levels	00000000h	RO,R/W
60h-61h	PHL	PCH Hot Level	0000h	RO,R/W
62h	PHLC	PHL Control	00h	RO,R/W
80h	TAS	Thermal Alert Status	00h	RO,R/W,R/WC
82h	TSPIEN	PCI Interrupt Event Enables	00h	RO,R/W
84h	TSGPEN	General Purpose Event Enables	00h	RO,R/W

### 23.2.1 TEMP—Temperature Register

Offset Address: TBARB+00h  
Default Value: 00h

Attribute: RO  
Size: 16 bit

Bit	Description
15:9	Reserved
8:0	<b>TS Reading (TSR)</b> — RO. The die temperature with resolution of 1/2 degree C and an offset of -50 °C. Thus a reading of 0x121 is 94.5°C.



### 23.2.2 TSC—Thermal Sensor Control Register

Offset Address: TBARB+04h                      Attribute: RO,R/W  
Default Value: 00h                              Size: 8 bit

This register controls the operation of the thermal sensor.

Bit	Description
7	<b>Policy Lock-Down Bit</b> — R/W. When written to 1, this bit prevents any more writes to the register (offset 04h) and to CTT (offset 10h)
6:1	Reserved
0	<b>Catastrophic Power-Down Enable</b> — R/W. When set to 1, the power management logic (PMC) transitions to the S5 state when a catastrophic temperature is detected by the sensor. The transition to the S5 state must be unconditional (like the Power Button Override Function). Note that the thermal sensor and response logic is in the core/main power well; therefore, detection of a catastrophic temperature is limited to times when this well is powered and out of reset.

### 23.2.3 TSS—Thermal Sensor Status Register

Offset Address: TBARB+06h                      Attribute: RO,R/W  
Default Value: 00h                              Size: 8 bit

This register provides statuses of the thermal sensor.

Bit	Description
7:5	Reserved
4	<b>Thermal Sensor Dynamic Shutdown Status (TSDSS)</b> — RO. This bit indicates the status of the thermal sensor circuit when TSEL.ETS=1. 1 = thermal sensor is fully operational 0 = thermal sensor is in a dynamic shutdown state
3	<b>GPE Status (GPES)</b> — R/WC. Set when GPE is enabled for a trip event. SW must write a '1' to this bit to clear the GPE status. Note that GPE can be configured to cause an SMI or SCI. As long as this bit is set, the GPE indication to the global GPE logic is asserted.
2	<b>SMI Status (SMIS)</b> — R/WC. Set when SMI is enabled for a trip event. SW must write a '1' to this bit to clear the SMI status. As long as this bit is set, the SMI indication to the global SMI logic is asserted.
1:0	Reserved





### 23.2.4 TSEL—Thermal Sensor Enable and Lock Register

Offset Address: TBARB+08h                      Attribute: RO,R/W  
 Default Value: 00h                                Size: 8 bit

This register controls the operation of the thermal sensor.

Bit	Description
7	<b>Policy Lock-Down Bit</b> — R/W. When written to 1, this bit prevents any more writes to this register.
6:1	Reserved
0	<b>Enable TS (ETS)</b> — R/W. 1 = Enables the thermal sensor. Until this bit is set, no thermometer readings or trip events will occur. If SW reads the TEMP register before the sensor is enabled, it will read 0x0. The value of this bit is sent to the thermal sensor. <b>NOTE:</b> If the sensor is running and valid temperatures have been captured in TEMP and then ETS is cleared, TEMP will retain its old value. Clearing ETS does not force TEMP to 0x00. 0 = Disables the sensor.

### 23.2.5 TSREL—Thermal Sensor Reporting Enable and Lock Register

Offset Address: TBARB+0Ah                      Attribute: RO,R/W  
 Default Value: 00h                                Size: 8 bit

Bit	Description
7	<b>Policy Lock-Down Bit</b> — R/W. When written to 1, this bit prevents anymore writes to this register.
6:1	Reserved
0	<b>Enable SMBus Temperature Reporting</b> — R/W. 1 = Enables the reporting of the PCH temperature to the SMBus and PMC. Note that this must also be set if ME needs access to the PCH temperature. Once enabled this bit should not be cleared by SW. If it is cleared then the EC may get an undefined value. SW has no need to dynamically disable and then re-enable this bit. Disables temperature reporting.

### 23.2.6 TSMIC—Thermal Sensor SMI Control Register

Offset Address: TBARB+0Ch                      Attribute: RO,R/W  
 Default Value: 00h                                Size: 8 bit

Bit	Description
7	<b>Policy Lock-Down Bit</b> — R/W. When written to 1, this bit prevents anymore writes to this register.
6:1	Reserved
0	<b>SMI Enable on Alert Thermal Sensor Trip</b> — R/W. 1 = Enables SMI# assertions on alert thermal sensor events for either low-to-high or high-to-low events. Both edges are enabled by this one bit. 0 = Disables SMI# assertions for alert thermal events.



### 23.2.7 CTT—Catastrophic Trip Point Register

Offset Address: TBARB+10h                      Attribute:                      RO,R/W  
 Default Value: 01FFh                              Size:                              16 bit

Bit	Description
15:9	Reserved
8:0	<b>Catastrophic Temperature TRIP (CTRIP)</b> — R/W. When the current temperature reading is greater than or equal to the value in this register, a catastrophic trip event is signaled. This register is locked by TSC[7]

### 23.2.8 TAHV—Thermal Alert High Value Register

Offset Address: TBARB+14h                      Attribute:                      RO,R/W  
 Default Value: 0000h                              Size:                              16 bit

Bit	Description
15:9	Reserved
8:0	<b>Alert High (AH)</b> — R/W. Sets the high value for the alert indication. See the later section for usage. <b>Note:</b> It is illegal for SW to program AH to a value less than TALV.AL. This register is not lockable, so that SW can change the values during runtime.

### 23.2.9 TALV—Thermal Alert Low Value Register

Offset Address: TBARB+18h                      Attribute:                      R/W, RO  
 Default Value: 0000h                              Size:                              16 bit

Bit	Description
15:9	Reserved
8:0	<b>Alert Low (AL)</b> — R/W. Sets the low value for the alert indication. See the later section for usage. This register is not lockable, so that SW can change the values during runtime.

### 23.2.10 TL—Throttle Levels Register

Offset Address: TBARB+40h                      Attribute:                      RO,R/W  
 Default Value: 00000000h                      Size:                              32 bit

Bit	Description
31	<b>TT.Lock</b> — R/W. When set to '1', this entire register (TL) is locked and remains locked until the next platform reset.
30	<b>TT.State13 Enable (TT13EN)</b> — R/W. When set to '1' and the programmed GPIO pin is a '1', then PMSync state 13 will force at least T2 state.
29	<b>TT Enable (TTEN)</b> — R/W. When set the thermal throttling states are enabled. At reset, BIOS must set bits 28:0 and then do a separate write to set bit 29 to enable throttling. SW may set bit 31 at the same time it sets bit 29 if it wishes to lock the register. If SW wishes to change the values of 28:0, it must first clear the TTEN bit, then change the values in 28:0; and then re-enable TTEN. It is legal to set bits 31, 30 and 29 with the same write. This bit must not be set by SW until SW has already enabled the thermal sensor(TSEL.ETS = '1'). If TTEN is written to '0', after having been enabled, then the PCH may stay in the throttling state it was in at the moment TTEN is disabled. There is no intent that the sensor be enabled for a while and then disabled and left off. It may be disabled temporarily while changing the register values, but it should not be left in the disabled state.



Bit	Description
28:20	<b>T2 Level (T2L)</b> — R/W. When TTEN = 1 AND TSE = '1' AND (T2L >= TSR[8:0] > T1L), then the system is in T2 state. When TTEN = 1 AND TSE = '1' AND (TSR[8:0] > T2L), then the system is in T3 state. <b>Note:</b> The T3 condition overrides PMSync[13] and forces the system to T3 if both cases are true. <b>SW Note:</b> T2L must be programmed to a value greater than T1L if TTEN='1'
19	Reserved
18:10	<b>T1 Level (T1L)</b> — R/W. When TTEN = 1 AND TSE = 1 AND (T1L >= TSR[8:0] > T0L), then the system is in T1 state. <b>SW Note:</b> T1L must be programmed to a value greater than T0L if TTEN='1'
9	Reserved
8:0	<b>T0 Level (T0L)</b> — R/W. When TEMP.TSR[8:0] <= T0L OR TT.Enable is '0' OR TSE = '0', then the system is in T0 state.

### 23.2.11 PHL—PCH Hot Level Register

Offset Address: TBARB+60h  
Default Value: 0000h

Attribute: RO,R/W  
Size: 16 bit

Bit	Description
15	<b>PHL Enable (PHLE)</b> — R/W. When set and the current temperature reading, TSR, is greater than PHLL, then the PCHHOT# pin will be asserted (active low).
14:9	Reserved
8:0	<b>PHL Level (PHLL)</b> — R/W. Temperature value used for PCHHOT# pin.

### 23.2.12 PHLC—PHL Control Register

Offset Address: TBARB+62h  
Default Value: 00h

Attribute: RO,R/W  
Size: 8 bit

Bit	Description
7:1	Reserved
0	<b>PHL Lock</b> — R/W. When written to a '1', then both PHL and PHLC are locked

### 23.2.13 TAS—Thermal Alert Status Register

Offset Address: TBARB+80h  
Default Value: 00h

Attribute: RO,R/W  
Size: 8 bit

Bit	Description
7:2	Reserved
1	<b>Alert High-to-Low Event (AHLE)</b> — R/WC. 1 = Indicates that a Hot Thermal Sensor trip event occurred based on a lower to higher temperature transition thru the trip point. 0 = No trip for this event Software must write a 1 to clear this status bit.



Bit	Description
0	<p><b>Alert Low-to-High Event (ALHE)</b> — R/W.C.            1 = Indicates that an Aux Thermal Sensor trip event occurred based on a lower to higher temperature transition thru the trip point.            0 = No trip for this event</p> <p>Software must write a 1 to clear this status bit.  <b>Note:</b> AHLE will not be set until there has been one occurrence of a Low to High event (ALHE must have been set once). This prevents the case where the system power up at a reasonably high temperature and starts to cool off while booting and causing an interrupt before there is SW loaded to handle it.</p>

### 23.2.14 TSPIEN — PCI Interrupt Event Enables Register

Offset Address: TBARB+82h                      Attribute:              RO,R/W  
 Default Value: 00h                                Size:                    8 bit

Bit	Description
7:2	Reserved
1	<p><b>Alert High-to-Low Enable</b> — R/W. When set to 1, the thermal sensor logic asserts the Thermal logic PCI INTx signal when the corresponding status bit is set in the Thermal Error Status register. When cleared, the corresponding status bit does not result in PCI INTx.</p>
0	<p><b>Alert Low-to-High Enable</b> — R/W. See the description for bit 1.</p>

### 23.2.15 TSGPEN—General Purpose Event Enables Register

Offset Address: TBARB+84h                      Attribute:              RO,R/W  
 Default Value: 00h                                Size:                    8 bit

Bit	Description
7:2	Reserved
1	<p><b>Alert High-to-Low Enable</b> — R/W. When set to 1, the thermal sensor logic asserts its General Purpose Event signal to the GPE block when the corresponding status bit is set in the Thermal Error Status register. When cleared, the corresponding status bit does not result in the GPE signal assertion.</p>
0	<p><b>Alert Low-to-High Enable</b> — R/W. See the description for bit 1.</p>

## §



# 24 Intel® Management Engine Subsystem Registers (D22:F[3:0])

## 24.1 First Intel® Management Engine Interface (Intel® MEI) Configuration Registers (Intel® MEI 1 – D22:F0)

### 24.1.1 PCI Configuration Registers (Intel® MEI 1–D22:F0)

**Table 24-1. Intel® MEI 1 Configuration Registers Address Map (Intel® MEI 1–D22:F0) (Sheet 1 of 2)**

Offset	Mnemonic	Register Name	Default	Attribute
00h–01h	VID	Vendor Identification	8086h	RO
02h–03h	DID	Device Identification	See register description	RO
04h–05h	PCICMD	PCI Command	0000h	R/W, RO
06h–07h	PCISTS	PCI Status	0010h	RO
08h	RID	Revision Identification	See register description	RO
09h–0Bh	CC	Class Code	078000h	RO
0Eh	HTYPE	Header Type	80h	RO
10h–17h	MEI0_MBAR	Intel MEI 1 MMIO Base Address	0000000000000004h	R/W, RO
2Ch–2Dh	SVID	Subsystem Vendor ID	0000h	R/WO
2Eh–2Fh	SID	Subsystem ID	0000h	R/WO
34h	CAPP	Capabilities List Pointer	50h	RO
3Ch–3Dh	INTR	Interrupt Information	0100h	R/W, RO
40h–43h	HFS	Host Firmware Status	00000000h	RO
44h–47h	ME_UMA	Intel ME UMA Register	10000000h	RO
48h–4Bh	GMES	General Intel ME Status	00000000h	RO
4Ch–4Fh	H_GS	Host General Status	00000000h	R/W
50h–51h	PID	PCI Power Management Capability ID	8C01h	RO
52h–53h	PC	PCI Power Management Capabilities	C803h	RO
54h–55h	PMCS	PCI Power Management Control and Status	0008h	R/WC, R/W, RO
60h–63h	GMES2	General Intel ME Status 2	00000000h	RO
64h–67h	GMES3	General Intel ME Status 3	00000000h	RO
68h–6Bh	GMES4	General Intel ME Status 4	00000000h	RO
6Ch–6Fh	GMES5	General Intel ME Status 5	00000000h	RO
70h–73h	H_GS2	Host General Status 2	00000000h	RW
74h–77h	H_GS3	Host General Status 3	00000000h	RW

**Table 24-1. Intel® MEI 1 Configuration Registers Address Map (Intel® MEI 1—D22:F0) (Sheet 2 of 2)**

Offset	Mnemonic	Register Name	Default	Attribute
8Ch–8Dh	MID	Message Signaled Interrupt Identifiers	0005h	RO
8Eh–8Fh	MC	Message Signaled Interrupt Message Control	0080h	R/W, RO
90h–93h	MA	Message Signaled Interrupt Message Address	00000000h	R/W, RO
94h–97h	MUA	Message Signaled Interrupt Upper Address	00000000h	R/W
98h–99h	MD	Message Signaled Interrupt Message Data	0000h	R/W
A0h	HIDM	Intel MEI Interrupt Delivery Mode	00h	R/W
BCh–BFh	HERES	Intel MEI Extended Register Status	40000000h	RO
C0h–DFh	HER[1:8]	Intel MEI Extended Register DW[1:8]	00000000h	RO

**24.1.1.1 VID—Vendor Identification Register (Intel® MEI 1—D22:F0)**

Address Offset: 00h–01h                      Attribute: RO  
 Default Value: 8086h                      Size: 16 bits

Bit	Description
15:0	<b>Vendor ID (VID)</b> — RO. This is a 16-bit value assigned to Intel.

**24.1.1.2 DID—Device Identification Register (Intel® MEI 1—D22:F0)**

Address Offset: 02h–03h                      Attribute: RO  
 Default Value: See bit description              Size: 16 bits

Bit	Description
15:0	<b>Device ID (DID)</b> — RO. This is a 16-bit value assigned to the Intel ME Interface controller. See <a href="#">Section 1.4</a> or the specification update for the value of the DID Register.

**24.1.1.3 PCICMD—PCI Command Register (Intel® MEI 1—D22:F0)**

Address Offset: 04h–05h                      Attribute: R/W, RO  
 Default Value: 0000h                      Size: 16 bits

Bit	Description
15:11	Reserved
10	<b>Interrupt Disable (ID)</b> — R/W. Disables this device from generating PCI line based interrupts. This bit does not have any effect on MSI operation.
9:3	Reserved



Bit	Description
2	<p><b>Bus Master Enable (BME)</b> — R/W.</p> <p>Controls the Intel MEI host controller's ability to act as a system memory master for data transfers. When this bit is cleared, Intel ME bus master activity stops and any active DMA engines return to an idle condition. This bit is made visible to firmware through the H_PCI_CSR register, and changes to this bit may be configured by the H_PCI_CSR register to generate an Intel ME MSI. When this bit is 0, Intel MEI is blocked from generating MSI to the host processor.</p> <p><b>Note:</b> This bit does not block Intel MEI accesses to Intel ME UMA; that is, writes or reads to the host and Intel ME circular buffers through the read window and write window registers still cause Intel ME backbone transactions to Intel ME UMA.</p>
1	<p><b>Memory Space Enable (MSE)</b> — R/W. Controls access to the Intel ME's memory mapped register space.</p> <p>0 = Disable. Memory cycles within the range specified by the memory base and limit registers are master aborted.</p> <p>1 = Enable. Allows memory cycles within the range specified by the memory base and limit registers accepted.</p>
0	Reserved

#### 24.1.1.4 PCISTS—PCI Status Register (Intel® MEI 1—D22:F0)

Address Offset: 06h–07h                      Attribute:        RO  
 Default Value: 0010h                      Size:              16 bits

Bit	Description
15:5	Reserved
4	<b>Capabilities List (CL)</b> — RO. Indicates the presence of a capabilities list, hardwired to 1.
3	<p><b>Interrupt Status (IS)</b> — RO. Indicates the interrupt status of the device.</p> <p>0 = Interrupt is de-asserted.</p> <p>1 = Interrupt is asserted.</p>
2:0	Reserved

#### 24.1.1.5 RID—Revision Identification Register (Intel® MEI 1—D22:F0)

Offset Address: 08h                      Attribute:        RO  
 Default Value: See bit description              Size:              8 bits

Bit	Description
7:0	<b>Revision ID</b> — RO. See <a href="#">Section 1.4</a> or the specification update for the value of the RID Register.

#### 24.1.1.6 CC—Class Code Register (Intel® MEI 1—D22:F0)

Address Offset: 09h–0Bh                      Attribute:        RO  
 Default Value: 078000h                      Size:              24 bits

Bit	Description
23:16	<b>Base Class Code (BCC)</b> — RO. Indicates the base class code of the Intel MEI device.
15:8	<b>Sub Class Code (SCC)</b> — RO. Indicates the sub class code of the Intel MEI device.
7:0	<b>Programming Interface (PI)</b> — RO. Indicates the programming interface of the Intel MEI device.



**24.1.1.7 HTYPE—Header Type Register (Intel® MEI 1—D22:F0)**

Address Offset: 0Eh Attribute: RO  
 Default Value: 80h Size: 8 bits

Bit	Description
7	<b>Multi-Function Device (MFD)</b> — RO. Indicates the Intel MEI host controller is part of a multifunction device.
6:0	<b>Header Layout (HL)</b> — RO. Indicates that the Intel MEI uses a target device layout.

**24.1.1.8 MEIO\_MBAR—Intel MEI 1 MMIO Base Address (Intel® MEI 1—D22:F0)**

Address Offset: 10h–17h Attribute: R/W, RO  
 Default Value: 0000000000000004h Size: 64 bits

This register allocates space for the MEIO memory mapped registers.

Bit	Description
63:4	<b>Base Address (BA)</b> — R/W. Software programs this field with the base address of this region.
3	<b>Prefetchable Memory (PM)</b> — RO. Indicates that this range is not pre-fetchable.
2:1	<b>Type (TP)</b> — RO. Set to 10b to indicate that this range can be mapped anywhere in 64-bit address space.
0	<b>Resource Type Indicator (RTE)</b> — RO. Indicates a request for register memory space.

**24.1.1.9 SVID—Subsystem Vendor ID Register (Intel® MEI 1—D22:F0)**

Address Offset: 2Ch–2Dh Attribute: R/WO  
 Default Value: 0000h Size: 16 bits


Bit	Description
15:0	<b>Subsystem Vendor ID (SSVID)</b> — R/WO. Indicates the sub-system vendor identifier. This field should be programmed by BIOS during boot-up. Once written, this register becomes Read Only. This field can only be cleared by PLTRST#. <b>Note:</b> Register must be written as a Word write or as a DWord write with SID register.

**24.1.1.10 SID—Subsystem ID Register (Intel® MEI 1—D22:F0)**

Address Offset: 2Eh–2Fh Attribute: R/WO  
 Default Value: 0000h Size: 16 bits

Bit	Description
15:0	<b>Subsystem ID (SSID)</b> — R/WO. Indicates the sub-system identifier. This field should be programmed by BIOS during boot-up. Once written, this register becomes Read Only. This field can only be cleared by PLTRST#. <b>Note:</b> Register must be written as a Word write or as a DWord write with SVID register.





#### 24.1.1.11 CAPP—Capabilities List Pointer Register (Intel® MEI 1—D22:F0)

Address Offset: 34h Attribute: RO  
Default Value: 50h Size: 8 bits

Bit	Description
7:0	<b>Capabilities Pointer (PTR)</b> — RO. Indicates that the pointer for the first entry in the capabilities list is at 50h in configuration space.

#### 24.1.1.12 INTR—Interrupt Information Register (Intel® MEI 1—D22:F0)

Address Offset: 3Ch–3Dh Attribute: R/W, RO  
Default Value: 0100h Size: 16 bits

Bit	Description
15:8	<b>Interrupt Pin (IPIN)</b> — RO. This indicates the interrupt pin the Intel MEI host controller uses. A value of 1h/2h/3h/4h indicates that this function implements legacy interrupt on INTA/INTB/INTC/INTD, respectively.
7:0	<b>Interrupt Line (ILINE)</b> — R/W. Software written value to indicate which interrupt line (vector) the interrupt is connected to. No hardware action is taken on this register.

#### 24.1.1.13 HFS— Intel® ME Host Firmware Status Register (Intel® MEI 1—D22:F0)

Address Offset: 40h–43h Attribute: RO  
Default Value: 00000000h Size: 32 bits

Bit	Description
31:28	<b>BIOS MSG ACK</b> — RO. Acknowledge for register based BIOS message in MEI 1 H_GS Register.
27:25	<b>BIOS MSG ACK Data</b> — RO. Message specific data for acknowledged BIOS message.
24:20	Reserved
19:16	<b>Operating Mode</b> — RO. This field describes the current operating mode of Intel® ME. 1:0 – Reserved 2 – Debug Mode 14:3 – Reserved 15 – Intel® SPS firmware is running in Intel® ME
15:12	<b>Error Code</b> — RO. If set to nonzero value the Intel® ME firmware has encountered a fatal error and stopped normal operation. 0 – No Error 1 – Uncategorized Failure – The Intel® ME firmware has experienced an uncategorized error. Further details of the failure can be found in the Extended Status Data. 2 – Disabled – Firmware was disabled on this platform. 3 – Image Failure – The Intel® ME firmware stored in the system flash is not valid.
11	<b>Update in Progress</b> — RO. This bit is set if any type of Intel® ME firmware update is in progress.
10	<b>Recovery BUP Load Fault</b> — RO. This bit is set when firmware is not able to load recovery bring-up from the flash. It means that the recovery section in Intel® ME region is broken. When this bit set, it may or may not have the error code shown in bit [15:12]. The reason is because the firmware can load bring-up from the operational code. The system can get this bit clear only by update of the recovery section in Intel® ME region, or re-flashing the whole Intel® ME region on the SPI flash.



Bit	Description
9	<b>Init Complete</b> — RO. When this bit is not set firmware is still in initialization phase. When firmware has fully entered a stable state, this bit is set to 1 and "Current State" field of this register provides the steady state of the Intel® ME subsystem.
8:6	<b>Operating State</b> — RO. This field describes the current operating state of Intel® ME. 000 – Preboot 001 – M0 with UMA 010 – Reserved 011 – Reserved 100 – M3 without UMA 101 – M0 without UMA – normal state for Intel® SPS firmware 110 – Bring up 111 – M0 without UMA but with error
5	<b>FPT or Factory Defaults Bad</b> — RO. This bit is set when the firmware discovers a bad checksum of Intel® ME region Flash Partition Table (FPT) or Factory Defaults. When this bit set, it may or may not have the error code shown in bit [15:12]. The system can get this bit clear only by re-flashing the whole Intel® ME region in the SPI flash.
4	<b>Manufacturing Mode</b> — RO. When this bit is set, the platform is still in manufacturing mode. Host can use this bit to inform user that the platform is NOT READY for production yet. This bit is set as long as Intel® ME Region access is not locked for flash masters other than Intel® ME. For shipping machine, this bit MUST be 0.
3:0	<b>Current State</b> — RO. This field describes the current operation state of the firmware. 0 – Reset – Intel® ME is in reset state, will exit this state within 1 millisecond 1 – Initialization – Intel® ME is initializing, will exit this state within 2 seconds 2 – Recovery – Intel® ME is in recovery mode, check ME1.GMES register to determine cause 3 – Reserved 4 – Disabled – Intel® ME functionality has been disabled, it executes idle loop 5 – Operational – Intel® ME is in normal operational state 6 – Reserved 7 – State Transition – Intel® ME sets this state before starting a transition to a new Operating State. It is temporary state, may appear on transition between Initialization and Operational.

**24.1.1.14 ME\_UMA—Intel® Management Engine UMA Register (Intel® MEI 1—D22:F0)**

Address Offset: 44h–47h                      Attribute: RO  
 Default Value: 80000000h                    Size: 32 bits

Bit	Description
31	Reserved — RO. Hardwired to 1. Can be used by host software to discover that this register is valid.
30:7	Reserved
16	<b>Intel ME UMA Size Valid</b> — RO. This bit indicates that FW has written to the MUSZ field.
15:6	Reserved
5:0	<b>Intel ME UMA Size (MUSZ)</b> — RO. This field reflect Intel Server Platform Services' FW desired size of Intel ME UMA memory region. This field is set by Intel Server Platform Services FW prior to core power bring up allowing BIOS to initialize memory. 000000b = 0 MB, No memory allocated to Intel ME UMA 000001b = 1 MB 000010b = 2 MB 000100b = 4 MB 001000b = 8 MB 010000b = 16 MB 100000b = 32 MB



**24.1.1.15 GMES—General Intel® ME Status Register (Intel® MEI 1—D22:F0)**

Address Offset: 48h–4Bh                                  Attribute: RO  
 Default Value: 00000000h                                Size: 32 bits

Bit	Description
31	<b>EOP Status</b> — RO. This bit presents the Intel® ME notion of EOP status. If BIOS encounters this bit set to '1' during POST it signals an error in platform power flow.
30:28	<b>Infrastructure Progress Code</b> — RO. This field identifies the infrastructure progress code. 0 – ROM – Intel® ME is in ROM phase 1 – BUP – Intel® ME is in BRINGUP phase 2 – uKernel – Intel® ME is in Micro Kernel phase 3 – Policy Module – Intel® ME is in Policy Module phase 4 – Other Module – Intel® ME is loading modules in MO or M3 Operating State
27:16	<b>Extended Status Data</b> — RO. These bits provide extended status data for the current state of operation of the firmware. Or, if the firmware is in a fatal error state, these bits provide extended error code information.
15:13	<b>Firmware Heartbeat</b> — RO. This number increments approximately every second if Intel® ME firmware is running.
12	<b>Intel® ME Target Image Boot Fault</b> — RO. 0 – target image loaded successfully 1 – target image boot failed, switched to backup image or recovery image
11:8	Reserved
7	<b>Warm Reset Request</b> — RO. If this bit is set, Intel® ME informs BIOS that a warm reset is requested by Intel® ME.
6	<b>MFS Failure</b> — RO. If this bit is set Intel® ME informs the BIOS that Intel® ME File System failure has been detected during recent Intel® ME boot.
5:4	Reserved
3:1	<b>Recovery Cause</b> — RO. If ME1.HFS.Current State indicates that Intel® ME firmware is running in recovery mode these bits provide the cause of this mode: 0 – Intel® ME recovery jumper asserted 1 – Security strap override jumper asserted 2 – Recovery forced with IPMI command 3 – Invalid flash configuration, either: - flash master access permissions configuration is wrong - VSCC entry is missing or wrong - flash erase block size in Intel® ME region configuration 4 – Intel® ME internal error Intel® ME could not start in operational mode because of some firmware problems. 5.6.7 – reserved for future extensions
0	<b>BIST in Progress</b> — RO. If this bit is set Intel® ME Built In Self-Test is in progress.



### 24.1.1.16 H\_GS—Host General Status Register (Intel® MEI 1—D22:F0)

Address Offset: 4Ch–4Fh                      Attribute: R/W  
 Default Value: 00000000h                      Size: 32 bits

Bit	Description
31:28	<b>Command</b> — R/W. Command code.
27:0	<b>Data</b> — R/W. Command specific data.

### 24.1.1.17 PID—PCI Power Management Capability ID Register (Intel® MEI 1—D22:F0)

Address Offset: 50h–51h                      Attribute: RO  
 Default Value: 8C01h                      Size: 16 bits

Bit	Description
15:8	<b>Next Capability (NEXT)</b> — RO. Value of 8Ch indicates the location of the next pointer.
7:0	<b>Capability ID (CID)</b> — RO. Indicates the linked list item is a PCI Power Management Register.

### 24.1.1.18 PC—PCI Power Management Capabilities Register (Intel® MEI 1—D22:F0)

Address Offset: 52h–53h                      Attribute: RO  
 Default Value: C803h                      Size: 16 bits

Bit	Description
15:11	<b>PME_Support (PSUP)</b> — RO. This five-bit field indicates the power states in which the function may assert PME#. Intel MEI can assert PME# from any D-state except D1 or D2 which are not supported by Intel MEI.
10:9	Reserved
8:6	<b>Aux_Current (AC)</b> — RO. Reports the maximum Suspend well current required when in the D3 <sub>cold</sub> state. Value of 00b is reported.
5	<b>Device Specific Initialization (DSI)</b> — RO. Indicates whether device-specific initialization is required.
4	Reserved
3	<b>PME Clock (PMEC)</b> — RO. Indicates that PCI clock is not required to generate PME#.
2:0	<b>Version (VS)</b> — RO. Hardwired to 011b to indicate support for <i>Revision 1.2 of the PCI Power Management Specification</i> .



### 24.1.1.19 PMCS—PCI Power Management Control and Status Register (Intel® MEI 1—D22:F0)

Address Offset: 54h–55h                      Attribute: R/WC, R/W, RO  
 Default Value: 0008h                      Size: 16 bits

Bit	Description
15	<b>PME Status (PMES)</b> — R/WC. Bit is set by Intel Server Platform Services Firmware. Host software clears bit by writing '1' to bit. This bit is reset when CL_RST# asserted.
14:9	Reserved
8	<b>PME Enable (PMEE)</b> — R/W. This bit is read/write and is under the control of host SW. It does not directly have an effect on PME events. However, this bit is shadowed so Intel SPS FW can monitor it. Intel SPS FW will not cause the PMES bit to transition to 1 while the PMEE bit is 0, indicating that host SW had disabled PME. This bit is reset when PLTRST# asserted.
7:4	Reserved
3	<b>No_Soft_Reset (NSR)</b> — RO. This bit indicates that when the Intel MEI host controller is transitioning from D3 <sub>hot</sub> to D0 due to a power state command, it does not perform an internal reset. Configuration context is preserved.
2	Reserved
1:0	<b>Power State (PS)</b> — R/W. This field is used both to determine the current power state of the Intel MEI host controller and to set a new power state. The values are: 00 = D0 state (default) 11 = D3 <sub>hot</sub> state The D1 and D2 states are not supported for the Intel MEI host controller. When in the D3 <sub>hot</sub> state, the Intel ME's configuration space is available, but the register memory spaces are not. Additionally, interrupts are blocked.

### 24.1.1.20 GMES2—General Intel® ME Status Register 2 (Intel® MEI 1—D22:F0)

Address Offset: 60h–63h                      Attribute: RO  
 Default Value: 00000000h                      Size: 32 bits

Bit	Description
31:0	<b>General Intel ME Status 2 (ME_GS 2)</b> — RO. This field is populated by Intel ME.

### 24.1.1.21 GMES3—General Intel® ME Status Register 3 (Intel® MEI 1—D22:F0)

Address Offset: 64h–67h                      Attribute: RO  
 Default Value: 00000000h                      Size: 32 bits

Bit	Description
31:0	<b>General Intel ME Status 3 (ME_GS 3)</b> — RO. This field is populated by Intel ME.



#### 24.1.1.22 GMES4—General Intel® ME Status Register 4 (Intel® MEI 1—D22:F0)

Address Offset: 68h–6Bh                      Attribute: RO  
Default Value: 00000000h                      Size: 32 bits

Bit	Description
31:0	<b>General Intel ME Status 4 (ME_GS 4)</b> — RO. This field is populated by Intel ME.

#### 24.1.1.23 GMES5—General Intel® ME Status Register 5 (Intel® MEI 1—D22:F0)

Address Offset: 6Ch–6Fh                      Attribute: RO  
Default Value: 00000000h                      Size: 32 bits

Bit	Description
31:0	<b>General Intel ME Status 5 (ME_GS 5)</b> — RO. This field is populated by Intel ME.

#### 24.1.1.24 H\_GS2—Host General Status Register 2 (Intel® MEI 1—D22:F0)

Address Offset: 70h–73h                      Attribute: R/W  
Default Value: 00000000h                      Size: 32 bits

Bit	Description
31:0	<b>Host General Status 2 (H_GS 2)</b> — R/W. General Status of Host, this field is not used by Hardware

#### 24.1.1.25 H\_GS3—Host General Status Register 3 (Intel® MEI 1—D22:F0)

Address Offset: 74h–77h                      Attribute: R/W  
Default Value: 00000000h                      Size: 32 bits

Bit	Description
31:0	<b>Host General Status 3 (H_GS3)</b> — R/W. General Status of Host, this field is not used by Hardware

#### 24.1.1.26 MID—Message Signaled Interrupt Identifiers Register (Intel® MEI 1—D22:F0)

Address Offset: 8Ch–8Dh                      Attribute: RO  
Default Value: 0005h                              Size: 16 bits

Bit	Description
15:8	<b>Next Pointer (NEXT)</b> — RO. Value of 00h indicates that this is the last item in the list.
7:0	<b>Capability ID (CID)</b> — RO. Capabilities ID indicates MSI.



### 24.1.1.27 MC—Message Signaled Interrupt Message Control Register (Intel® MEI 1—D22:F0)

Address Offset: 8Eh–8Fh Attribute: R/W, RO  
 Default Value: 0080h Size: 16 bits

Bit	Description
15:8	Reserved
7	<b>64 Bit Address Capable (C64)</b> — RO. Specifies that function is capable of generating 64-bit messages.
6:1	Reserved
0	<b>MSI Enable (MSIE)</b> — R/W. If set, MSI is enabled and traditional interrupt pins are not used to generate interrupts.

### 24.1.1.28 MA—Message Signaled Interrupt Message Address Register (Intel® MEI 1—D22:F0)

Address Offset: 90h–93h Attribute: R/W, RO  
 Default Value: 00000000h Size: 32 bits

Bit	Description
31:2	<b>Address (ADDR)</b> — R/W. Lower 32 bits of the system specified message address, always DW aligned.
1:0	Reserved

### 24.1.1.29 MUA—Message Signaled Interrupt Upper Address Register (Intel® MEI 1—D22:F0)

Address Offset: 94h–97h Attribute: R/W  
 Default Value: 00000000h Size: 32 bits

Bit	Description
31:0	<b>Upper Address (UADDR)</b> — R/W. Upper 32 bits of the system specified message address, always DW aligned.

### 24.1.1.30 MD—Message Signaled Interrupt Message Data Register (Intel® MEI 1—D22:F0)

Address Offset: 98h–99h Attribute: R/W  
 Default Value: 0000h Size: 16 bits

Bit	Description
15:0	<b>Data (DATA)</b> — R/W. This 16-bit field is programmed by system software if MSI is enabled. Its content is driven during the data phase of the MSI memory write transaction.



**24.1.1.31 HIDM—MEI Interrupt Delivery Mode Register (Intel® MEI 1—D22:F0)**

Address Offset: A0h Attribute: R/W  
 Default Value: 00h Size: 8 bits

Bit	Description
7:2	Reserved
1:0	<b>Intel MEI Interrupt Delivery Mode (HIDM)</b> — R/W. These bits control what type of interrupt the Intel MEI will send the host. They are interpreted as follows: 00 = Generate Legacy or MSI interrupt 01 = Generate SCI 10 = Generate SMI

**24.1.1.32 HERES—Intel® MEI Extend Register Status (Intel® MEI 1—D22:F0)**

Address Offset: BCh–BFh Attribute: RO  
 Default Value: 40000000h Size: 32 bits

Bit	Description
31	<b>Extend Register Valid (ERV)</b> — RO. Set by firmware after all firmware has been loaded. If ERA field is SHA-1, the result of the extend operation is in HER:5-1. If ERA field is SHA-256, the result of the extend operation is in HER:8-1.
30	<b>Extend Feature Present (EFP)</b> — RO. This bit is hardwired to 1 to allow driver software to easily detect the chipset supports the Extend Register FW measurement feature.
29:4	Reserved
3:0	<b>Extend Register Algorithm (ERA)</b> — RO. This field indicates the hash algorithm used in the FW measurement extend operations. Encodings are: 0h = SHA-1 2h = SHA-256 Other values = Reserved.

**24.1.1.33 HERX—Intel® MEI Extend Register DWX (Intel® MEI 1—D22:F0)**

Address Offset: HER1: C0h–C3h Attribute: RO  
 HER2: C4h–C7h  
 HER3: C8h–CBh  
 HER4: CCh–CFh  
 HER5: D0h–D3h  
 HER6: D4h–D7h  
 HER7: D8h–DBh  
 HER8: DCh–DFh  
 Default Value: 00000000h Size: 32 bits

Bit	Description
31:0	<b>Extend Register DWX (ERDWX)</b> — RO. Xth DWORD result of the extend operation. <b>Note:</b> Extend Operation is HER[5:1] if using SHA-1. If using SHA-256 then Extend Operation is HER[8:1]





## 24.1.2 MEIO\_MBAR—Intel® MEI 1 MMIO Registers

These MMIO registers are accessible starting at the Intel MEI 1 MMIO Base Address (MEIO\_MBAR) which gets programmed into D22:F0:Offset 10–17h. These registers are reset by PLTRST# unless otherwise noted.

**Table 24-2. Intel® MEI 1 MMIO Register Address Map**

MEIO_MBAR+ Offset	Mnemonic	Register Name	Default	Attribute
00–03h	H_CB_WW	Host Circular Buffer Write Window	00000000h	WO
04h–07h	H_CSR	Host Control Status	02000000h	RO, R/W, R/WC
08h–0Bh	ME_CB_RW	Intel ME Circular Buffer Read Window	FFFFFFFFh	RO
0Ch–0Fh	ME_CSR_HA	Intel ME Control Status Host Access	02000000h	RO

### 24.1.2.1 H\_CB\_WW—Host Circular Buffer Write Window Register (Intel® MEI 1 MMIO Register)

Address Offset: MEIO\_MBAR + 00h      Attribute: W  
 Default Value: 00000000h      Size: 32 bits

Bit	Description
31:0	<b>Host Circular Buffer Write Window Field (H_CB_WWF)</b> — WO. This bit field is for host to write into its circular buffer. The host's circular buffer is located at the Intel ME subsystem address specified in the Host CB Base Address register. This field is write only, reads will return arbitrary data. Writes to this register will increment the H_CBWP as long as ME_RDY is 1. When ME_RDY is 0, writes to this register have no effect and are not delivered to the H_CB, nor is H_CBWP incremented.

### 24.1.2.2 H\_CSR—Host Control Status Register (Intel® MEI 1 MMIO Register)

Address Offset: MEIO\_MBAR + 04h      Attribute: RO, R/W, R/WC  
 Default Value: 02000000h      Size: 32 bits

Bit	Description
31:24	<b>Host Circular Buffer Depth (H_CBD)</b> — RO. This field indicates the maximum number of 32 bit entries available in the host circular buffer (H_CB). Host software uses this field along with the H_CBRP and H_CBWP fields to calculate the number of valid entries in the H_CB to read or # of entries available for write. This field is implemented with a "one-hot" scheme. Only one bit will be set to a "1" at a time. Each bit position represents the value n of a buffer depth of (2^n). For example, when bit# 1 is 1, the buffer depth is 2; when bit#2 is 1, the buffer depth is 4, etc. The allowed buffer depth values are 2, 4, 8, 16, 32, 64 and 128.
23:16	<b>Host CB Write Pointer (H_CBWP)</b> — RO. Points to next location in the H_CB for host to write the data. Software uses this field along with H_CBRP and H_CBD fields to calculate the number of valid entries in the H_CB to read or number of entries available for write.
15:8	<b>Host CB Read Pointer (H_CBRP)</b> — RO. Points to next location in the H_CB where a valid data is available for embedded controller to read. Software uses this field along with H_CBWR and H_CBD fields to calculate the number of valid entries in the host CB to read or number of entries available for write.
7:5	Reserved <b>Note:</b> For writes to this register, these bits shall be written as 000b.



Bit	Description
4	<b>Host Reset (H_RST)</b> — R/W. Setting this bit to 1 will initiate a Intel MEI reset sequence to get the circular buffers into a known good state for host and Intel ME communication. When this bit transitions from 0 to 1, hardware will clear the H_RDY and ME_RDY bits.
3	<b>Host Ready (H_RDY)</b> — R/W. This bit indicates that the host is ready to process messages.
2	<b>Host Interrupt Generate (H_IG)</b> — R/W. Once message(s) are written into its CB, the host sets this bit to one for the HW to set the ME_IS bit in the ME_CSR and to generate an interrupt message to Intel ME. HW will send the interrupt message to Intel ME only if the ME_IE is enabled. HW then clears this bit to 0.
1	<b>Host Interrupt Status (H_IS)</b> — R/WC. Hardware sets this bit to 1 when ME_IG bit is set to 1. Host clears this bit to 0 by writing a 1 to this bit position. H_IE has no effect on this bit.
0	<b>Host Interrupt Enable (H_IE)</b> — R/W. Host sets this bit to 1 to enable the host interrupt (INTR# or MSI) to be asserted when H_IS is set to 1.

### 24.1.2.3 ME\_CB\_RW—Intel® ME Circular Buffer Read Window Register (Intel® MEI 1 MMIO Register)

Address Offset: MEI0\_MBAR + 08h      Attribute: RO  
 Default Value: FFFFFFFFh      Size: 32 bits

Bit	Description
31:0	<b>Intel ME Circular Buffer Read Window Field (ME_CB_RWF)</b> — RO. This bit field is for host to read from the Intel ME Circular Buffer. The Intel ME's circular buffer is located at the Intel ME subsystem address specified in the Intel ME CB Base Address register. This field is read only, writes have no effect. Reads to this register will increment the ME_CBRP as long as ME_RDY is 1. When ME_RDY is 0, reads to this register have no effect, all 1s are returned, and ME_CBRP is not incremented.

### 24.1.2.4 ME\_CSR\_HA—Intel® ME Control Status Host Access Register (Intel® MEI 1 MMIO Register)

Address Offset: MEI0\_MBAR + 0Ch      Attribute: RO  
 Default Value: 02000000h      Size: 32 bits

Bit	Description
31:24	<b>Intel ME Circular Buffer Depth Host Read Access (ME_CBD_HRA)</b> — RO. Host read only access to ME_CBD.
23:16	<b>Intel ME CB Write Pointer Host Read Access (ME_CBWP_HRA)</b> — RO. Host read only access to ME_CBWP.
15:8	<b>Intel ME CB Read Pointer Host Read Access (ME_CBRP_HRA)</b> — RO. Host read only access to ME_CBRP.
7:5	Reserved
4	<b>Intel ME Reset Host Read Access (ME_RST_HRA)</b> — RO. Host read access to ME_RST.
3	<b>Intel ME Ready Host Read Access (ME_RDY_HRA)</b> — RO. Host read access to ME_RDY.
2	<b>Intel ME Interrupt Generate Host Read Access (ME_IG_HRA)</b> — RO. Host read only access to ME_IG.
1	<b>Intel ME Interrupt Status Host Read Access (ME_IS_HRA)</b> — RO. Host read only access to ME_IS.
0	<b>Intel ME Interrupt Enable Host Read Access (ME_IE_HRA)</b> — RO. Host read only access to ME_IE.



## 24.2 Second Intel® Management Engine Interface (Intel® MEI 2) Configuration Registers (Intel® MEI 2—D22:F1)

### 24.2.1 PCI Configuration Registers (Intel® MEI 2—D22:F2)

**Table 24-3. Intel® MEI 2 Configuration Registers Address Map (Intel® MEI 2—D22:F1) (Sheet 1 of 2)**

Offset	Mnemonic	Register Name	Default	Attribute
00h–01h	VID	Vendor Identification	8086h	RO
02h–03h	DID	Device Identification	See register description	RO
04h–05h	PCICMD	PCI Command	0000h	R/W, RO
06h–07h	PCISTS	PCI Status	0010h	RO
08h	RID	Revision Identification	See register description	RO
09h–0Bh	CC	Class Code	078000h	RO
0Eh	HTYPE	Header Type	80h	RO
10h–17h	MEI1_MBAR	Intel MEI 2 MMIO Base Address	000000000000004h	R/W, RO
2Ch–2Dh	SVID	Subsystem Vendor ID	0000h	R/WO
2Eh–2Fh	SID	Subsystem ID	0000h	R/WO
34h	CAPP	Capabilities List Pointer	50h	RO
3Ch–3Dh	INTR	Interrupt Information	0200h	R/W, RO
40h–43h	HFS	Host Firmware Status	00000000h	RO
48h–4Bh	GMES	General Intel ME Status	00000000h	RO
4Ch–4Fh	H_GS	Host General Status	00000000h	R/W
50h–51h	PID	PCI Power Management Capability ID	8C01h	RO
52h–53h	PC	PCI Power Management Capabilities	C803h	RO
54h–55h	PMCS	PCI Power Management Control and Status	0008h	R/WC, R/W, RO
60h–63h	GMES2	General Intel ME Status 2	00000000h	RO
64h–67h	GMES3	General Intel ME Status 3	00000000h	RO
68h–6Bh	GMES4	General Intel ME Status 4	00000000h	RO
6Ch–6Fh	GMES5	General Intel ME Status 5	00000000h	RO
70h–73h	H_GS2	Host General Status 2	00000000h	RW
74h–77h	H_GS3	Host General Status 3	00000000h	RW
8Ch–8Dh	MID	Message Signaled Interrupt Identifiers	0005h	RO
8Eh–8Fh	MC	Message Signaled Interrupt Message Control	0080h	R/W, RO
90h–93h	MA	Message Signaled Interrupt Message Address	00000000h	R/W, RO
94h–97h	MUA	Message Signaled Interrupt Upper Address	00000000h	R/W



**Table 24-3. Intel® MEI 2 Configuration Registers Address Map (Intel® MEI 2—D22:F1) (Sheet 2 of 2)**

Offset	Mnemonic	Register Name	Default	Attribute
98h–99h	MD	Message Signaled Interrupt Message Data	0000h	R/W
A0h	HIDM	Intel MEI Interrupt Delivery Mode	00h	R/W
BC–BFh	HERES	Intel MEI Extended Register Status	40000000h	RO
C0–DFh	HER[1:8]	Intel MEI Extended Register DW[1:8]	00000000h	RO

### 24.2.1.1 VID—Vendor Identification Register (Intel® MEI 2—D22:F1)

Address Offset: 00h–01h                                  Attribute: RO  
 Default Value: 8086h                                      Size: 16 bits

Bit	Description
15:0	<b>Vendor ID (VID)</b> — RO. This is a 16-bit value assigned to Intel.

### 24.2.1.2 DID—Device Identification Register (Intel® MEI 2—D22:F1)


Address Offset: 02h–03h                                  Attribute: RO  
 Default Value: See bit description                  Size: 16 bits

Bit	Description
15:0	<b>Device ID (DID)</b> — RO. This is a 16-bit value assigned to the Intel ME Interface controller. See <a href="#">Section 1.4</a> or the specification update for the value of the DID Register.

### 24.2.1.3 PCICMD—PCI Command Register (Intel® MEI 2—D22:F1)

Address Offset: 04h–05h                                  Attribute: R/W, RO  
 Default Value: 0000h                                      Size: 16 bits

Bit	Description
15:11	Reserved
10	<b>Interrupt Disable (ID)</b> — R/W. Disables this device from generating PCI line based interrupts. This bit does not have any effect on MSI operation.
9:3	Reserved



Bit	Description
2	<b>Bus Master Enable (BME)</b> — R/W. Controls the Intel MEI host controller’s ability to act as a system memory master for data transfers. When this bit is cleared, Intel MEI bus master activity stops and any active DMA engines return to an idle condition. This bit is made visible to firmware through the H_PCI_CSR register, and changes to this bit may be configured by the H_PCI_CSR register to generate an Intel ME MSI. When this bit is 0, Intel MEI is blocked from generating MSI to the host processor.  <b>Note:</b> This bit does not block Intel MEI accesses to Intel ME UMA; that is, writes or reads to the host and Intel ME circular buffers through the read window and write window registers still cause Intel ME backbone transactions to Intel ME UMA.
1	<b>Memory Space Enable (MSE)</b> — R/W. Controls access to the Intel ME’s memory mapped register space. 0 = Disable. Memory cycles within the range specified by the memory base and limit registers are master aborted. 1 = Enable. Allows memory cycles within the range specified by the memory base and limit registers accepted.
0	Reserved

**24.2.1.4 PCISTS—PCI Status Register (Intel® MEI 2—D22:F1)**

Address Offset: 06h–07h                      Attribute: RO  
 Default Value: 0010h                      Size: 16 bits

Bit	Description
15:5	Reserved
4	<b>Capabilities List (CL)</b> — RO. Indicates the presence of a capabilities list, hardwired to 1.
3	<b>Interrupt Status</b> — RO. Indicates the interrupt status of the device. 0 = Interrupt is de-asserted. 1 = Interrupt is asserted.
2:0	Reserved

**24.2.1.5 RID—Revision Identification Register (Intel® MEI 2—D22:F1)**

Offset Address: 08h                      Attribute: RO  
 Default Value: See bit description                      Size: 8 bits

Bit	Description
7:0	<b>Revision ID</b> — RO. See Section 1.4 or the specification update for the value of the RID Register.

**24.2.1.6 CC—Class Code Register (Intel® MEI 2—D22:F1)**

Address Offset: 09h–0Bh                      Attribute: RO  
 Default Value: 078000h                      Size: 24 bits

Bit	Description
23:16	<b>Base Class Code (BCC)</b> — RO. Indicates the base class code of the Intel MEI device.
15:8	<b>Sub Class Code (SCC)</b> — RO. Indicates the sub class code of the Intel MEI device.
7:0	<b>Programming Interface (PI)</b> — RO. Indicates the programming interface of the Intel MEI device.



**24.2.1.7 HTYPE—Header Type Register (Intel® MEI 2—D22:F1)**

Address Offset: 0Eh Attribute: RO  
 Default Value: 80h Size: 8 bits

Bit	Description
7	<b>Multi-Function Device (MFD)</b> — RO. Indicates the Intel MEI host controller is part of a multifunction device.
6:0	<b>Header Layout (HL)</b> — RO. Indicates that the Intel MEI uses a target device layout.

**24.2.1.8 MEI1\_MBAR—Intel MEI 2 MMIO Base Address (Intel® MEI 2—D22:F1)**

Address Offset: 10h–17h Attribute: R/W, RO  
 Default Value: 0000000000000004h Size: 64 bits

This register allocates space for the Intel MEI memory mapped registers.

Bit	Description
63:4	<b>Base Address (BA)</b> — R/W. Software programs this field with the base address of this region.
3	<b>Prefetchable Memory (PM)</b> — RO. Indicates that this range is not pre-fetchable.
2:1	<b>Type (TP)</b> — RO. Set to 10b to indicate that this range can be mapped anywhere in 64-bit address space.
0	<b>Resource Type Indicator (RTE)</b> — RO. Indicates a request for register memory space.

**24.2.1.9 SVID—Subsystem Vendor ID Register (Intel® MEI 2—D22:F1)**


Address Offset: 2Ch–2Dh Attribute: R/WO  
 Default Value: 0000h Size: 16 bits

Bit	Description
15:0	<b>Subsystem Vendor ID (SSVID)</b> — R/WO. Indicates the sub-system vendor identifier. This field should be programmed by BIOS during boot-up. Once written, this register becomes Read Only. This field can only be cleared by PLTRST#. <b>Note:</b> Register must be written as a Word write or as a DWord write with SID register.

**24.2.1.10 SID—Subsystem ID Register (Intel® MEI 2—D22:F1)**

Address Offset: 2Eh–2Fh Attribute: R/WO  
 Default Value: 0000h Size: 16 bits

Bit	Description
15:0	<b>Subsystem ID (SSID)</b> — R/WO. Indicates the sub-system identifier. This field should be programmed by BIOS during boot-up. Once written, this register becomes Read Only. This field can only be cleared by PLTRST#. <b>Note:</b> Register must be written as a Word write or as a DWord write with SVID register.



### 24.2.1.11 CAPP—Capabilities List Pointer Register (Intel® MEI 2—D22:F1)

Address Offset: 34h Attribute: RO  
Default Value: 50h Size: 8 bits

Bit	Description
7:0	<b>Capabilities Pointer (PTR)</b> — RO. Indicates that the pointer for the first entry in the capabilities list is at 50h in configuration space.

### 24.2.1.12 INTR—Interrupt Information Register (Intel® MEI 2—D22:F1)

Address Offset: 3Ch–3Dh Attribute: R/W, RO  
Default Value: 0200h Size: 16 bits

Bit	Description
15:8	<b>Interrupt Pin (IPIN)</b> — RO. This field indicates the interrupt pin the Intel MEI host controller uses. A value of 1h/2h/3h/4h indicates that this function implements legacy interrupt on INTA/INTB/INTC/INTD, respectively.
7:0	<b>Interrupt Line (ILINE)</b> — R/W. Software written value to indicate which interrupt line (vector) the interrupt is connected to. No hardware action is taken on this register.

### 24.2.1.13 HFS—Host Firmware Status Register (Intel® MEI 2—D22:F1)

Address Offset: 40h–43h Attribute: RO  
Default Value: 00000000h Size: 32 bits

Bit	Description
31	<b>Intel® NM Enabled</b> — RO. Node Manager power management enabled.
30:12	Reserved
11:9	<b>SmaRT &amp; CLST Status</b> — RO. bit 9 – Under-voltage event was noticed at least once since last Intel® ME reset bit 10 – Over-current event was noticed at least once since last Intel® ME reset bit 11 – Over-temperature event was noticed at least once since last Intel® ME reset <b>Note:</b> These bits are valid only if bit 31 'NM Enabled' is set.
8	<b>Power Limiting</b> — RO. If set to '1' Intel® ME is actively limiting platform power consumption. NOTE: This bit is valid only if bit 31 'NM Enabled' is set.
7:1	<b>Cores Disabled</b> — RO. The number of physical processor cores that should be disabled on each processor socket. NOTE: These bits are valid only if bit 31 'NM Enabled' is set.
0	<b>BIOS Booting Mode</b> — RO. This bit is controlled by NM boot time policy. Two modes are supported: 0 – BIOS should run in power optimized mode. 1 – BIOS should run in performance optimized mode (this is the default value when NM is enabled and there is no boot time policy set). <b>Note:</b> This bit is valid only if bit 31 'Intel® NM Enabled' is set.



#### 24.2.1.14 GMES—General Intel® ME Status Register (Intel® MEI 2—D22:F1)

Address Offset: 48h–4Bh                      Attribute:              RO  
Default Value: 00000000h                      Size:                      32 bits

Bit	Description
31:24	<b>PTSeqNo</b> — RO. P/T-state limit request sequence number.
23:0	Reserved

#### 24.2.1.15 H\_GS—Host General Status Register (Intel® MEI 2—D22:F1)

Address Offset: 4Ch–4Fh                      Attribute:              R/W  
Default Value: 00000000h                      Size:                      32 bits

Bit	Description
31:24	<b>PTSeqNo</b> — R/W. P/T-state limit request sequence number.
23:0	Reserved

#### 24.2.1.16 PID—PCI Power Management Capability ID Register (Intel® MEI 2—D22:F1)

Address Offset: 50h–51h                      Attribute:              RO  
Default Value: 8C01h                              Size:                      16 bits

Bit	Description
15:8	<b>Next Capability (NEXT)</b> — RO. Value of 8Ch indicates the location of the next pointer.
7:0	<b>Capability ID (CID)</b> — RO. Indicates the linked list item is a PCI Power Management Register.

#### 24.2.1.17 PC—PCI Power Management Capabilities Register (Intel® MEI 2—D22:F1)

Address Offset: 52h–53h                      Attribute:              RO  
Default Value: C803h                              Size:                      16 bits

Bit	Description
15:11	<b>PME_Support (PSUP)</b> — RO. This five-bit field indicates the power states in which the function may assert PME#. Intel MEI can assert PME# from any D-state except D1 or D2 which are not supported by Intel MEI.
10:9	Reserved
8:6	<b>Aux_Current (AC)</b> — RO. Reports the maximum Suspend well current required when in the D3 <sub>cold</sub> state. Value of 00b is reported.
5	<b>Device Specific Initialization (DSI)</b> — RO. Indicates whether device-specific initialization is required.
4	Reserved
3	<b>PME Clock (PMEC)</b> — RO. Indicates that PCI clock is not required to generate PME#.
2:0	<b>Version (VS)</b> — RO. Hardwired to 011b to indicate support for <i>Revision 1.2 of the PCI Power Management Specification</i> .





### 24.2.1.18 PMCS—PCI Power Management Control and Status Register (Intel® MEI 2—D22:F1)

Address Offset: 54h–55h                      Attribute: R/WC, R/W, RO  
 Default Value: 0008h                      Size: 16 bits

Bit	Description
15	<b>PME Status (PMES)</b> — R/WC. Bit is set by Intel Server Platform Services FW. Host software clears bit by writing 1 to bit. This bit is reset when CL_RST# is asserted.
14:9	Reserved
8	<b>PME Enable (PMEE)</b> — R/W. This bit is read/write and is under the control of host SW. It does not directly have an effect on PME events. However, this bit is shadowed so Intel SPS FW can monitor it. Intel SPS FW will not cause the PMES bit to transition to 1 while the PMEE bit is 0, indicating that host SW had disabled PME. This bit is reset when PLTRST# asserted.
7:4	Reserved
3	<b>No_Soft_Reset (NSR)</b> — RO. This bit indicates that when the Intel MEI host controller is transitioning from D3 <sub>hot</sub> to D0 due to a power state command, it does not perform an internal reset. Configuration context is preserved.
2	Reserved
1:0	<b>Power State (PS)</b> — R/W. This field is used both to determine the current power state of the Intel MEI host controller and to set a new power state. The values are: 00 = D0 state (default) 11 = D3 <sub>hot</sub> state The D1 and D2 states are not supported for the Intel MEI host controller. When in the D3 <sub>hot</sub> state, the Intel ME's configuration space is available, but the register memory spaces are not. Additionally, interrupts are blocked.

### 24.2.1.19 GMES2—General Intel® ME Status Register 2 (Intel® MEI 2—D22:F1)

Address Offset: 60h–63h                      Attribute: RO  
 Default Value: 00000000h                      Size: 32 bits

Bit	Description
31:28	<b>ProcPkg7Pst</b> — RO. P-state limit for eighth processor package.
27:24	<b>ProcPkg6Pst</b> — RO. P-state limit for seventh processor package.
23:20	<b>ProcPkg5Pst</b> — RO. P-state limit for sixth processor package.
19:16	<b>ProcPkg4Pst</b> — RO. P-state limit for fifth processor package.
15:12	<b>ProcPkg3Pst</b> — RO. P-state limit for fourth processor package.
11:8	<b>ProcPkg2Pst</b> — RO. P-state limit for third processor package.
7:4	<b>ProcPkg1Pst</b> — RO. P-state limit for second processor package.
3:0	<b>ProcPkg0Pst</b> — RO. P-state limit for first processor package.



### 24.2.1.20 GMES3—General Intel® ME Status Register 3 (Intel® MEI 2—D22:F1)

Address Offset: 64h–67h                      Attribute: RO  
Default Value: 00000000h                      Size: 32 bits

Bit	Description
31:28	<b>ProcPkg7Tst</b> — RO. T-state limit for eighth processor package.
27:24	<b>ProcPkg6Tst</b> — RO. T-state limit for seventh processor package.
23:20	<b>ProcPkg5Tst</b> — RO. T-state limit for sixth processor package.
19:16	<b>ProcPkg4Tst</b> — RO. T-state limit for fifth processor package.
15:12	<b>ProcPkg3Tst</b> — RO. T-state limit for fourth processor package.
11:8	<b>ProcPkg2Tst</b> — RO. T-state limit for third processor package.
7:4	<b>ProcPkg1Tst</b> — RO. T-state limit for second processor package.
3:0	<b>ProcPkg0Tst</b> — RO. T-state limit for first processor package.

### 24.2.1.21 GMES4—General Intel® ME Status Register 4 (Intel® MEI 2—D22:F1)

Address Offset: 68h–6Bh                      Attribute: RO  
Default Value: 00000000h                      Size: 32 bits

Bit	Description
31:0	<b>General Intel ME Status 4 (ME_GS 4)</b> — RO. This field is populated by Intel ME.

### 24.2.1.22 GMES5—General Intel® ME Status Register 5 (Intel® MEI 2—D22:F1)

Address Offset: 6Ch–6Fh                      Attribute: RO  
Default Value: 00000000h                      Size: 32 bits

Bit	Description
31:0	<b>General Intel ME Status 5 (ME_GS 5)</b> — RO. This field is populated by Intel ME.



**24.2.1.23 H\_GS2—Host General Status Register 2 (Intel® MEI 2—D22:F1)**

Address Offset: 70h–73h    Attribute:    32 bits  
 Default Value: 00000000h    Size:    32 bits

Bit	Description
31:28	<b>ProcPkg7Pst</b> — R/W. P-state limit on eighth processor package.
27:24	<b>ProcPkg6Pst</b> — R/W. P-state limit on seventh processor package.
23:20	<b>ProcPkg5Pst</b> — R/W. P-state limit on sixth processor package.
19:16	<b>ProcPkg4Pst</b> — R/W. P-state limit on fifth processor package.
15:12	<b>ProcPkg3Pst</b> — R/W. P-state limit on fourth processor package.
11:8	<b>ProcPkg2Pst</b> — R/W. P-state limit on third processor package.
7:4	<b>ProcPkg1Pst</b> — R/W. P-state limit on second processor package.
3:0	<b>ProcPkg0Pst</b> — R/W. P-state limit on first processor package.

**24.2.1.24 H\_GS3—Host General Status Register 3 (Intel® MEI 2—D22:F1)**

Address Offset: 74h–77h    Attribute:    R/W  
 Default Value: 00000000h    Size:    32 bits

Bit	Description
31:28	<b>ProcPkg7Tst</b> — R/W. T-state limit on eighth processor package.
27:24	<b>ProcPkg6Tst</b> — R/W. T-state limit on seventh processor package.
23:20	<b>ProcPkg5Tst</b> — R/W. T-state limit on sixth processor package.
19:16	<b>ProcPkg4Tst</b> — R/W. T-state limit on fifth processor package.
15:12	<b>ProcPkg3Tst</b> — R/W. T-state limit on fourth processor package.
11:8	<b>ProcPkg2Tst</b> — R/W. T-state limit on third processor package.
7:4	<b>ProcPkg1Tst</b> — R/W. T-state limit on second processor package.
3:0	<b>ProcPkg0Tst</b> — R/W. T-state limit on first processor package.

**24.2.1.25 MID—Message Signaled Interrupt Identifiers Register (Intel® MEI 2—D22:F1)**

Address Offset: 8Ch–8Dh    Attribute:    RO  
 Default Value: 0005h    Size:    16 bits

Bit	Description
15:8	<b>Next Pointer (NEXT)</b> — RO. Value of 00h indicates that this is the last item in the list.
7:0	<b>Capability ID (CID)</b> — RO. Capabilities ID indicates MSI.



**24.2.1.26 MC—Message Signaled Interrupt Message Control Register (Intel® MEI 2—D22:F1)**

Address Offset: 8Eh–8Fh                      Attribute: R/W, RO  
 Default Value: 0080h                      Size: 16 bits

Bit	Description
15:8	Reserved
7	<b>64 Bit Address Capable (C64)</b> — RO. Specifies that function is capable of generating 64-bit messages.
6:1	Reserved
0	<b>MSI Enable (MSIE)</b> — R/W. If set, MSI is enabled and traditional interrupt pins are not used to generate interrupts.

**24.2.1.27 MA—Message Signaled Interrupt Message Address Register (Intel® MEI 2—D22:F1)**

Address Offset: 90h–93h                      Attribute: R/W, RO  
 Default Value: 00000000h                      Size: 32 bits

Bit	Description
31:2	<b>Address (ADDR)</b> — R/W. Lower 32 bits of the system specified message address, always DW aligned.
1:0	Reserved

**24.2.1.28 MUA—Message Signaled Interrupt Upper Address Register (Intel® MEI 2—D22:F1)**

Address Offset: 94h–97h                      Attribute: R/W  
 Default Value: 00000000h                      Size: 32 bits

Bit	Description
31:0	<b>Upper Address (UADDR)</b> — R/W. Upper 32 bits of the system specified message address, always DW aligned.

**24.2.1.29 MD—Message Signaled Interrupt Message Data Register (Intel® MEI 2—D22:F1)**

Address Offset: 98h–99h                      Attribute: R/W  
 Default Value: 0000h                      Size: 16 bits

Bit	Description
15:0	<b>Data (DATA)</b> — R/W. This 16-bit field is programmed by system software if MSI is enabled. Its content is driven during the data phase of the MSI memory write transaction.



### 24.2.1.30 HIDM—Intel® MEI Interrupt Delivery Mode Register (Intel® MEI 2—D22:F1)

Address Offset: A0h Attribute: R/W  
Default Value: 00h Size: 8 bits

Bit	Description
7:2	Reserved
1:0	<b>Intel MEI Interrupt Delivery Mode (HIDM)</b> — R/W. These bits control what type of interrupt the Intel MEI will send the host. They are interpreted as follows: 00 = Generate Legacy or MSI interrupt 01 = Generate SCI 10 = Generate SMI

### 24.2.1.31 HERES—Intel® MEI Extend Register Status (Intel® MEI 2—D22:F1)

Address Offset: BCh–BFh Attribute: RO  
Default Value: 40000000h Size: 32 bits

Bit	Description
31	<b>Extend Register Valid (ERV)</b> — RO. Set by firmware after all firmware has been loaded. If ERA field is SHA-1, the result of the extend operation is in HER:5-1. If ERA field is SHA-256, the result of the extend operation is in HER:8-1.
30	<b>Extend Feature Present (EFP)</b> — RO. This bit is hardwired to 1 to allow driver software to easily detect the chipset supports the Extend Register FW measurement feature.
29:4	Reserved
3:0	<b>Extend Register Algorithm (ERA)</b> — RO. This field indicates the hash algorithm used in the FW measurement extend operations. Encodings are: 0h = SHA-1 2h = SHA-256 Other values = Reserved

### 24.2.1.32 HERX—Intel® MEI Extend Register DWX (Intel® MEI 2—D22:F1)

Address Offset: HER1: C0h–C3h Attribute: RO  
HER2: C4h–C7h  
HER3: C8h–CBh  
HER4: CCh–CFh  
HER5: D0h–D3h  
HER6: D4h–D7h  
HER7: D8h–DBh  
HER8: DCh–DFh  
Default Value: 00000000h Size: 32 bits

Bit	Description
31:0	<b>Extend Register DWX (ERDWX)</b> — RO. Xth DWORD result of the extend operation. <b>Note:</b> Extend Operation is HER[5:1] if using SHA-1. If using SHA-256, then Extend Operation is HER[8:1].



## 24.2.2 MEI1\_MBAR—Intel® MEI 2 MMIO Registers

These MMIO registers are accessible starting at the Intel MEI 2 MMIO Base Address (MEI1\_MBAR) which gets programmed into D22:F1:Offset 10–17h. These registers are reset by PLTRST# unless otherwise noted.

Table 24-4. Intel® MEI 2 MMIO Register Address Map

MEI1_MBAR + Offset	Mnemonic	Register Name	Default	Attribute
00–03h	H_CB_WW	Host Circular Buffer Write Window	00000000h	WO
04h–07h	H_CSR	Host Control Status	02000000h	R/W, R/WC, RO
08h–0Bh	ME_CB_RW	Intel ME Circular Buffer Read Window	FFFFFFFFh	RO
0Ch–0Fh	ME_CSR_HA	Intel ME Control Status Host Access	02000000h	RO

### 24.2.2.1 H\_CB\_WW—Host Circular Buffer Write Window (Intel® MEI 2 MMIO Register)

Address Offset: MEI1\_MBAR + 00h      Attribute: W  
 Default Value: 00000000h      Size: 32 bits

Bit	Description
31:0	<b>Host Circular Buffer Write Window Field (H_CB_WWF)</b> — WO. This bit field is for host to write into its circular buffer. The host's circular buffer is located at the Intel ME subsystem address specified in the Host CB Base Address register. This field is write only, reads will return arbitrary data. Writes to this register will increment the H_CBWP as long as ME_RDY is 1. When ME_RDY is 0, writes to this register have no effect and are not delivered to the H_CB, nor is H_CBWP incremented.

### 24.2.2.2 H\_CSR—Host Control Status Register (Intel® MEI 2 MMIO Register)

Address Offset: MEI1\_MBAR + 04h      Attribute: RO, R/W, R/WC  
 Default Value: 02000000h      Size: 32 bits

Bit	Description
31:24	<b>Host Circular Buffer Depth (H_CBD)</b> — RO. This field indicates the maximum number of 32 bit entries available in the host circular buffer (H_CB). Host software uses this field along with the H_CBRP and H_CBWP fields to calculate the number of valid entries in the H_CB to read or # of entries available for write. This field is implemented with a "1-hot" scheme. Only one bit will be set to a "1" at a time. Each bit position represents the value n of a buffer depth of (2^n). For example, when bit# 1 is 1, the buffer depth is 2; when bit#2 is 1, the buffer depth is 4, etc. The allowed buffer depth values are 2, 4, 8, 16, 32, 64 and 128.
23:16	<b>Host CB Write Pointer (H_CBWP)</b> — RO. Points to next location in the H_CB for host to write the data. Software uses this field along with H_CBRP and H_CBD fields to calculate the number of valid entries in the H_CB to read or number of entries available for write.
15:8	<b>Host CB Read Pointer (H_CBRP)</b> — RO. Points to next location in the H_CB where a valid data is available for embedded controller to read. Software uses this field along with H_CBWR and H_CBD fields to calculate the number of valid entries in the host CB to read or number of entries available for write.
7:5	Reserved <b>Note:</b> For writes to this register, these bits shall be written as 000b.



Bit	Description
4	<b>Host Reset (H_RST)</b> — R/W. Setting this bit to 1 will initiate a Intel MEI reset sequence to get the circular buffers into a known good state for host and Intel ME communication. When this bit transitions from 0 to 1, hardware will clear the H_RDY and ME_RDY bits.
3	<b>Host Ready (H_RDY)</b> — R/W. This bit indicates that the host is ready to process messages.
2	<b>Host Interrupt Generate (H_IG)</b> — R/W. Once message(s) are written into its CB, the host sets this bit to one for the HW to set the ME_IS bit in the ME_CSR and to generate an interrupt message to Intel ME. HW will send the interrupt message to Intel ME only if the ME_IE is enabled. HW then clears this bit to 0.
1	<b>Host Interrupt Status (H_IS)</b> — R/WC. Hardware sets this bit to 1 when ME_IG bit is set to 1. Host clears this bit to 0 by writing a 1 to this bit position. H_IE has no effect on this bit.
0	<b>Host Interrupt Enable (H_IE)</b> — R/W. Host sets this bit to 1 to enable the host interrupt (INTR# or MSI) to be asserted when H_IS is set to 1.

### 24.2.2.3 ME\_CB\_RW—Intel® ME Circular Buffer Read Window Register (Intel® MEI 2 MMIO Register)

Address Offset: MEI1\_MBAR + 08h      Attribute: RO  
 Default Value: FFFFFFFFh      Size: 32 bits

Bit	Description
31:0	<b>Intel ME Circular Buffer Read Window Field (ME_CB_RWF)</b> — RO. This bit field is for host to read from the Intel ME Circular Buffer. The Intel ME's circular buffer is located at the Intel ME subsystem address specified in the Intel ME CB Base Address register. This field is read only, writes have no effect. Reads to this register will increment the ME_CBRP as long as ME_RDY is 1. When ME_RDY is 0, reads to this register have no effect, all 1s are returned, and ME_CBRP is not incremented.

### 24.2.2.4 ME\_CSR\_HA—Intel® ME Control Status Host Access Register (Intel® MEI 2 MMIO Register)

Address Offset: MEI1\_MBAR + 0Ch      Attribute: RO  
 Default Value: 02000000h      Size: 32 bits

Bit	Description
31:24	<b>Intel ME Circular Buffer Depth Host Read Access (ME_CBD_HRA)</b> — RO. Host read only access to ME_CBD.
23:16	<b>Intel ME CB Write Pointer Host Read Access (ME_CBWP_HRA)</b> — RO. Host read only access to ME_CBWP.
15:8	<b>Intel ME CB Read Pointer Host Read Access (ME_CBRP_HRA)</b> — RO. Host read only access to ME_CBRP.
7:5	Reserved
4	<b>Intel ME Reset Host Read Access (ME_RST_HRA)</b> — RO. Host read access to ME_RST.
3	<b>Intel ME Ready Host Read Access (ME_RDY_HRA)</b> — RO. Host read access to ME_RDY.
2	<b>Intel ME Interrupt Generate Host Read Access (ME_IG_HRA)</b> — RO. Host read only access to ME_IG.
1	<b>Intel ME Interrupt Status Host Read Access (ME_IS_HRA)</b> — RO. Host read only access to ME_IS.
0	<b>Intel ME Interrupt Enable Host Read Access (ME_IE_HRA)</b> — RO. Host read only access to ME_IE.



## 24.3 IDE Redirect IDER Registers (IDER – D22:F2)

### 24.3.1 PCI Configuration Registers (IDER–D22:F2)

Table 24-5. IDE Redirect Function IDER Register Address Map

Address Offset	Register Symbol	Register Name	Default Value	Attribute
00h–01h	VID	Vendor Identification	8086h	RO
02h–03h	DID	Device Identification	See register description	RO
04h–05h	PCICMD	PCI Command	0000h	RO, R/W
06h–07h	PCISTS	PCI Status	00B0h	RO
08h	RID	Revision ID	See register description	RO
09h–0Bh	CC	Class Codes	010185h	RO
0Ch	CLS	Cache Line Size	00h	RO
10h–13h	PCMDBA	Primary Command Block IO Bar	00000001h	RO, R/W
14h–17h	PCTLBA	Primary Control Block Base Address	00000001h	RO, R/W
18h–1Bh	SCMDBA	Secondary Command Block Base Address	00000001h	RO, R/W
1Ch–1Fh	SCTLBA	Secondary Control Block base Address	00000001h	RO, R/W
20h–23h	LBAR	Legacy Bus Master Base Address	00000001h	RO, R/W
2Ch–2Dh	SVID	Subsystem Vendor ID	0000h	R/WO
2Eh–2Fh	SID	Subsystem ID	8086h	R/WO
34h	CAPP	Capabilities Pointer	C8h	RO
3Ch–3Dh	INTR	Interrupt Information	0300h	R/W, RO
C8h–C9h	PID	PCI Power Management Capability ID	D001h	RO
CAh–CBh	PC	PCI Power Management Capabilities	0023h	RO
CCh–CFh	PMCS	PCI Power Management Control and Status	00000000h	RO, R/W, RO/V
D0h–D1h	MID	Message Signaled Interrupt Capability ID	0005h	RO
D2h–D3h	MC	Message Signaled Interrupt Message Control	0080h	RO, R/W
D4h–D7h	MA	Message Signaled Interrupt Message Address	00000000h	R/W, RO
D8h–DBh	MAU	Message Signaled Interrupt Message Upper Address	00000000h	RO, R/W
DC–DDh	MD	Message Signaled Interrupt Message Data	0000h	R/W





### 24.3.1.1 VID—Vendor Identification Register (IDER—D22:F2)

Address Offset: 00–01h Attribute: RO  
 Default Value: 8086h Size: 16 bits

Bit	Description
15:0	<b>Vendor ID (VID)</b> — RO. This is a 16-bit value assigned by Intel.

### 24.3.1.2 DID—Device Identification Register (IDER—D22:F2)

Address Offset: 02–03h Attribute: RO  
 Default Value: See bit description Size: 16 bits

Bit	Description
15:0	<b>Device ID (DID)</b> — RO. This is a 16-bit value assigned to the PCH IDER controller. See Section 1.4 or the specification update for the value of the DID Register.

### 24.3.1.3 PCICMD—PCI Command Register (IDER—D22:F2)

Address Offset: 04–05h Attribute: RO, R/W  
 Default Value: 0000h Size: 16 bits

Bit	Description
15:11	Reserved
10	<b>Interrupt Disable (ID)</b> — R/W. This disables pin-based INTx# interrupts. This bit has no effect on MSI operation. When set, internal INTx# messages will not be generated. When cleared, internal INTx# messages are generated if there is an interrupt <b>and</b> MSI is not enabled.
9:3	Reserved
2	<b>Bus Master Enable (BME)</b> — RO. This bit controls the PT function's ability to act as a master for data transfers. This bit does not impact the generation of completions for split transaction commands.
1	<b>Memory Space Enable (MSE)</b> — RO. PT function does not contain target memory space.
0	<b>I/O Space enable (IOSE)</b> — RO. This bit controls access to the PT function's target I/O space.

### 24.3.1.4 PCISTS—PCI Device Status Register (IDER—D22:F2)

Address Offset: 06–07h Attribute: RO  
 Default Value: 00B0h Size: 16 bits

Bit	Description
15:11	Reserved
10:9	<b>DEVSEL# Timing Status (DEVT)</b> — RO. This bit controls the device select time for the PT function's PCI interface.
8:5	Reserved



Bit	Description
4	<b>Capabilities List (CL)</b> — RO. This bit indicates that there is a capabilities pointer implemented in the device.
3	<b>Interrupt Status (IS)</b> — RO. This bit reflects the state of the interrupt in the function. Setting of the Interrupt Disable bit to 1 has no effect on this bit. Only when this bit is a 1 and ID bit is 0 is the INTc interrupt asserted to the Host.
2:0	Reserved

### 24.3.1.5 RID—Revision Identification Register (IDER—D22:F2)

Address Offset: 08h Attribute: RO  
 Default Value: See bit description Size: 8 bits

Bit	Description
7:0	<b>Revision ID</b> — RO. See Section 1.4 or the specification update for the value of the RID Register.

### 24.3.1.6 CC—Class Codes Register (IDER—D22:F2)

Address Offset: 09–0Bh Attribute: RO  
 Default Value: 010185h Size: 24 bits

Bit	Description
23:16	<b>Base Class Code (BCC)</b> — RO. This field indicates the base class code of the IDER host controller device.
15:8	<b>Sub Class Code (SCC)</b> — RO. This field indicates the sub class code of the IDER host controller device.
7:0	<b>Programming Interface (PI)</b> — RO. This field indicates the programming interface of the IDER host controller device.

### 24.3.1.7 CLS—Cache Line Size Register (IDER—D22:F2)

Address Offset: 0Ch Attribute: RO  
 Default Value: 00h Size: 8 bits

Bit	Description
7:0	<b>Cache Line Size (CLS)</b> — RO. All writes to system memory are Memory Writes.

### 24.3.1.8 PCMDBA—Primary Command Block IO Bar Register (IDER—D22:F2)

Address Offset: 10–13h Attribute: RO, R/W  
 Default Value: 00000001h Size: 32 bits

Bit	Description
31:16	Reserved
15:3	<b>Base Address (BAR)</b> — R/W. Base Address of the BAR0 I/O space (8 consecutive I/O locations).
2:1	Reserved
0	<b>Resource Type Indicator (RTE)</b> — RO. This bit indicates a request for I/O space.



### 24.3.1.9 PCTLBA—Primary Control Block Base Address Register (IDER—D22:F2)

Address Offset: 14–17h                      Attribute:              RO, R/W  
 Default Value: 00000001h                  Size:                    32 bits

Bit	Description
31:16	Reserved
15:2	<b>Base Address (BAR)</b> — R/W. Base Address of the BAR1 I/O space (4 consecutive I/O locations)
1	Reserved
0	<b>Resource Type Indicator (RTE)</b> — RO. This bit indicates a request for I/O space

### 24.3.1.10 SCMDBA—Secondary Command Block Base Address Register (IDER—D22:F2)

Address Offset: 18–1Bh                      Attribute:              RO, R/W  
 Default Value: 00000001h                  Size:                    32 bits

Bit	Description
31:16	Reserved
15:3	<b>Base Address (BAR)</b> — R/W. Base Address of the I/O space (8 consecutive I/O locations).
2:1	Reserved
0	<b>Resource Type Indicator (RTE)</b> — RO. This bit indicates a request for I/O space.

### 24.3.1.11 SCTLBA—Secondary Control Block base Address Register (IDER—D22:F2)

Address Offset: 1C–1Fh                      Attribute:              RO, R/W  
 Default Value: 00000001h                  Size:                    32 bits

Bit	Description
31:16	Reserved
15:2	<b>Base Address (BAR)</b> — R/W. Base Address of the I/O space (4 consecutive I/O locations).
1	Reserved
0	<b>Resource Type Indicator (RTE)</b> — RO. This bit indicates a request for I/O space.



#### 24.3.1.12 LBAR—Legacy Bus Master Base Address Register (IDER—D22:F2)

Address Offset: 20–23h                          Attribute:                          RO, R/W  
Default Value: 00000001h                      Size:                                  32 bits

Bit	Description
31:16	Reserved
15:4	<b>Base Address (BA)</b> — R/W. Base Address of the I/O space (16 consecutive I/O locations).
3:1	Reserved
0	<b>Resource Type Indicator (RTE)</b> — RO. This bit indicates a request for I/O space.

#### 24.3.1.13 SVID—Subsystem Vendor ID Register (IDER—D22:F2)

Address Offset: 2Ch–2Dh                         Attribute:                         R/WO  
Default Value: 0000h                            Size:                                 16 bits

Bit	Description
15:0	<b>Subsystem Vendor ID (SSVID)</b> — R/WO. Indicates the sub-system vendor identifier. This field should be programmed by BIOS during boot-up. Once written, this register becomes Read Only. This field can only be cleared by PLTRST#. <b>Note:</b> Register must be written as a DWord write with SID register.

#### 24.3.1.14 SID—Subsystem ID Register (IDER—D22:F2)

Address Offset: 2Eh–2Fh                         Attribute:                         R/WO  
Default Value: 8086h                            Size:                                 16 bits

Bit	Description
15:0	<b>Subsystem ID (SSID)</b> — R/WO. Indicates the sub-system identifier. This field should be programmed by BIOS during boot-up. Once written, this register becomes Read Only. This field can only be cleared by PLTRST#. <b>Note:</b> Register must be written as a DWord write with SVID register.

#### 24.3.1.15 CAPP—Capabilities List Pointer Register (IDER—D22:F2)

Address Offset: 34h                                 Attribute:                                 RO  
Default Value: C8h                                 Size:                                         8 bits

Bit	Description
7:0	<b>Capability Pointer (CP)</b> — RO. This field indicates that the first capability pointer is offset C8h (the power management capability).



### 24.3.1.16 INTR—Interrupt Information Register (IDER—D22:F2)

Address Offset: 3C–3Dh Attribute: R/W, RO  
 Default Value: 0300h Size: 16 bits

Bit	Description
15:8	<b>Interrupt Pin (IPIN)</b> — RO. A value of 1h/2h/3h/4h indicates that this function implements legacy interrupt on INTA/INTB/INTC/INTD, respectively <b>FunctionValueINTx</b> (2 IDE)03hINTC
7:0	<b>Interrupt Line (ILINE)</b> — R/W. The value written in this register indicates which input of the system interrupt controller, the device's interrupt pin is connected to. This value is used by the OS and the device driver, and has no affect on the hardware.

### 24.3.1.17 PID—PCI Power Management Capability ID Register (IDER—D22:F2)

Address Offset: C8–C9h Attribute: RO  
 Default Value: D001h Size: 16 bits

Bit	Description
15:8	<b>Next Capability (NEXT)</b> — RO. Its value of D0h points to the MSI capability.
7:0	<b>Cap ID (CID)</b> — RO. This field indicates that this pointer is a PCI power management.

### 24.3.1.18 PC—PCI Power Management Capabilities Register (IDER—D22:F2)

Address Offset: CA–CBh Attribute: RO  
 Default Value: 0023h Size: 16 bits

Bit	Description
15:11	<b>PME_Support (PSUP)</b> — RO. This five-bit field indicates the power states in which the function may assert PME#. IDER can assert PME# from any D-state except D1 or D2 which are not supported by IDER.
10:9	Reserved
8:6	<b>Aux_Current (AC)</b> — RO. Reports the maximum Suspend well current required when in the D3 <sub>cold</sub> state. Value of 000b is reported.
5	<b>Device Specific Initialization (DSI)</b> — RO. Indicates whether device-specific initialization is required.
4	Reserved
3	<b>PME Clock (PMEC)</b> — RO. Indicates that PCI clock is not required to generate PME#.
2:0	<b>Version (VS)</b> — RO. Hardwired to 011b to indicate support for <i>Revision 1.2 of the PCI Power Management Specification</i> .



### 24.3.1.19 PMCS—PCI Power Management Control and Status Register (IDER—D22:F2)

Address Offset: CC-CFh Attribute: RO, R/W  
 Default Value: 00000000h Size: 32 bits

Bit	Description
31:4	Reserved
3	<b>No Soft Reset (NSR)</b> — RO. 0 = Devices do perform an internal reset upon transitioning from D3hot to D0 using software control of the PowerState bits. Configuration Context is lost when performing the soft reset. Upon transition from the D3hot to the D0 state, full re-initialization sequence is needed to return the device to D0 Initialized. 1 = Devices do not perform an internal reset upon transitioning from D3hot to D0. Configuration Context is preserved. Upon transition from the D3hot to the D0 Initialized state, no additional operating system intervention is required to preserve Configuration Context beyond writing the PowerState bits.
2	Reserved
1:0	<b>Power State (PS)</b> — R/W. This field is used both to determine the current power state of the PT function and to set a new power state. The values are: 00 = D0 state 11 = D3 <sub>HOT</sub> state When in the D3 <sub>HOT</sub> state, the controller's configuration space is available, but the I/O and memory spaces are not. Additionally, interrupts are blocked. If software attempts to write a '10' or '01' to these bits, the write will be ignored.

### 24.3.1.20 MID—Message Signaled Interrupt Capability ID Register (IDER—D22:F2)


Address Offset: D0–D1h Attribute: RO  
 Default Value: 0005h Size: 16 bits

Bit	Description
15:8	<b>Next Pointer (NEXT)</b> — RO. This value indicates this is the last item in the capabilities list.
7:0	<b>Capability ID (CID)</b> — RO. The Capabilities ID value indicates device is capable of generating an MSI.

### 24.3.1.21 MC—Message Signaled Interrupt Message Control Register (IDER—D22:F2)

Address Offset: D2–D3h Attribute: RO, R/W  
 Default Value: 0080h Size: 16 bits

Bit	Description
15:8	Reserved
7	<b>64-Bit Address Capable (C64)</b> — RO. Capable of generating 64-bit and 32-bit messages.
6:4	<b>Multiple Message Enable (MME)</b> — R/W. These bits are R/W for software compatibility, but only one message is ever sent by the PT function.
3:1	<b>Multiple Message Capable (MMC)</b> — RO. Only one message is required.
0	<b>MSI Enable (MSIE)</b> — R/W. If set, MSI is enabled and traditional interrupt pins are not used to generate interrupts.



### 24.3.1.22 MA—Message Signaled Interrupt Message Address Register (IDER—D22:F2)

Address Offset: D4–D7h Attribute: R/W, RO  
 Default Value: 00000000h Size: 32 bits

Bit	Description
31:2	<b>Address (ADDR)</b> — R/W. This field contains the Lower 32 bits of the system specified message address, always DWord aligned
1:0	Reserved

### 24.3.1.23 MAU—Message Signaled Interrupt Message Upper Address Register (IDER—D22:F2)


Address Offset: D8–DBh Attribute: RO, R/W  
 Default Value: 00000000h Size: 32 bits

Bit	Description
31:4	Reserved
3:0	<b>Address (ADDR)</b> — R/W. This field contains the Upper 4 bits of the system specified message address.

### 24.3.1.24 MD—Message Signaled Interrupt Message Data Register (IDER—D22:F2)

Address Offset: DC–DDh Attribute: R/W  
 Default Value: 0000h Size: 16 bits

Bit	Description
15:0	<b>Data (DATA)</b> — R/W. This content is driven onto the lower word of the data bus of the MSI memory write transaction.



## 24.3.2 IDER BAR0 Registers

Table 24-6. IDER BAR0 Register Address Map

Address Offset	Register Symbol	Register Name	Default Value	Attribute
0h	IDEDATA	IDE Data Register	00h	R/W
1h	IDEERD1	IDE Error Register DEV1	00h	R/W
1h	IDEERD0	IDE Error Register DEV0	00h	R/W
1h	IDEFR	IDE Features Register	00h	R/W
2h	IDESCIR	IDE Sector Count In Register	00h	R/W
2h	IDESCOR1	IDE Sector Count Out Register Device 1	00h	R/W
2h	IDESCOR0	IDE Sector Count Out Register Device 0	00h	R/W
3h	IDESNOR0	IDE Sector Number Out Register Device 0	00h	R/W
3h	IDESNOR1	IDE Sector Number Out Register Device 1	00h	R/W
3h	IDESNIR	IDE Sector Number In Register	00h	R/W
4h	IDECLIR	IDE Cylinder Low In Register	00h	R/W
4h	IDCLOR1	IDE Cylinder Low Out Register Device 1	00h	R/W
4h	IDCLOR0	IDE Cylinder Low Out Register Device 0	00h	R/W
5h	IDCHOR0	IDE Cylinder High Out Register Device 0	00h	R/W
5h	IDCHOR1	IDE Cylinder High Out Register Device 1	00h	R/W
5h	IDECHIR	IDE Cylinder High In Register	00h	R/W
6h	IDEDHIR	IDE Drive/Head In Register	00h	R/W
6h	IDDHOR1	IDE Drive Head Out Register Device 1	00h	R/W
6h	IDDHOR0	IDE Drive Head Out Register Device 0	00h	R/W
7h	IDESD0R	IDE Status Device 0 Register	80h	R/W
7h	IDESD1R	IDE Status Device 1 Register	80h	R/W
7h	IDECCR	IDE Command Register	00h	R/W

### 24.3.2.1 IDEDATA—IDE Data Register (IDER—D22:F2)

Address Offset: 0h    Attribute: R/W  
 Default Value: 00h    Size: 8 bits

The IDE data interface is a special interface that is implemented in the HW. This data interface is mapped to IO space from the host and takes read and write cycles from the host targeting master or slave device.

Writes from host to this register result in the data being written to Intel ME memory. Reads from host to this register result in the data being fetched from Intel ME memory. Data is typically written/ read in WORDs. Intel SPS FW must enable hardware to allow it to accept Host initiated Read/ Write cycles, else the cycles are dropped.

Bit	Description
7:0	<b>IDE Data Register (IDEDR)</b> — R/W. Data Register implements the data interface for IDE. All writes and reads to this register translate into one or more corresponding write/reads to Intel ME memory.





### 24.3.2.2 IDEERD1—IDE Error Register DEV1 (IDER—D22:F2)

Address Offset: 01h Attribute: R/W  
Default Value: 00h Size: 8 bits

This register implements the Error register of the command block of the IDE function. This register is read only by the HOST interface when DEV = 1 (slave device).

Bit	Description
7:0	<b>IDE Error Data (IDEED)</b> — R/W. Drive reflects its error/ diagnostic code to the host using this register at different times.

### 24.3.2.3 IDEERD0—IDE Error Register DEV0 (IDER—D22:F2)

Address Offset: 01h Attribute: R/W  
Default Value: 00h Size: 8 bits

This register implements the Error register of the command block of the IDE function. This register is read only by the HOST interface when DEV = 0 (master device).

Bit	Description
7:0	<b>IDE Error Data (IDEED)</b> — R/W. Drive reflects its error/ diagnostic code to the host using this register at different times.

### 24.3.2.4 IDEFR—IDE Features Register (IDER—D22:F2)

Address Offset: 01h Attribute: R/W  
Default Value: 00h Size: 8 bits

This register implements the Feature register of the command block of the IDE function. This register can be written only by the Host.

When the HOST reads the same address, it reads the Error register of Device 0 or Device 1 depending on the device\_select bit (bit 4 of the drive/head register).

Bit	Description
7:0	<b>IDE Feature Data (IDEFD)</b> — R/W. IDE drive specific data written by the Host



### 24.3.2.5 IDESCIR—IDE Sector Count In Register (IDER—D22:F2)

Address Offset: 02h Attribute: R/W  
Default Value: 00h Size: 8 bits

This register implements the Sector Count register of the command block of the IDE function. This register can be written only by the Host. When host writes to this register, all 3 registers (IDESCIR, IDESCOR0, IDESCOR1) are updated with the written value.

A host read to this register address reads the IDE Sector Count Out Register IDESCOR0 if DEV=0 or IDESCOR1 if DEV=1

Bit	Description
7:0	<b>IDE Sector Count Data (IDESCDC)</b> – R/W. Host writes the number of sectors to be read or written.

### 24.3.2.6 IDESCOR1—IDE Sector Count Out Register Device 1 Register (IDER—D22:F2)

Address Offset: 02h Attribute: R/W  
Default Value: 00h Size: 8 bits

This register is read by the HOST interface if DEV = 1. Intel Server Platform Services Firmware writes to this register at the end of a command of the selected device.

When the host writes to this address, the IDE Sector Count In Register (IDESCIR), this register is updated.

Bit	Description
7:0	<b>IDE Sector Count Out Dev1 (ISCOD1)</b> – R/W. Sector Count register for Slave Device (that is, Device 1)

### 24.3.2.7 IDESCOR0—IDE Sector Count Out Register Device 0 Register (IDER—D22:F2)

Address Offset: 02h Attribute: R/W  
Default Value: 00h Size: 8 bits

This register is read by the HOST interface if DEV = 0. Intel Server Platform Services Firmware writes to this register at the end of a command of the selected device.

When the host writes to this address, the IDE Sector Count In Register (IDESCIR), this register is updated.

Bit	Description
7:0	<b>IDE Sector Count Out Dev0 (ISCOD0)</b> – R/W. Sector Count register for Master Device (that is, Device 0).



**24.3.2.8 IDESNOR0—IDE Sector Number Out Register Device 0 Register (IDER—D22:F2)**

Address Offset: 03h Attribute: R/W  
 Default Value: 00h Size: 8 bits

This register is read by the Host if DEV = 0. Intel Server Platform Services Firmware writes to this register at the end of a command of the selected device.

When the host writes to the IDE Sector Number In Register (IDESNIR), this register is updated with that value.

Bit	Description
7:0	IDE Sector Number Out DEV 0 (IDESNO0) — R/W. Sector Number Out register for Master device.

**24.3.2.9 IDESNOR1—IDE Sector Number Out Register Device 1 Register (IDER—D22:F2)**

Address Offset: 03h Attribute: R/W  
 Default Value: 00h Size: 8 bits

This register is read by the Host if DEV = 1. Intel Server Platform Services Firmware writes to this register at the end of a command of the selected device.

When the host writes to the IDE Sector Number In Register (IDESNIR), this register is updated with that value.

Bit	Description
7:0	IDE Sector Number Out DEV 1 (IDESNO1) — R/W. Sector Number Out register for Slave device.

**24.3.2.10 IDESNIR—IDE Sector Number In Register (IDER—D22:F2)**

Address Offset: 03h Attribute: R/W  
 Default Value: 00h Size: 8 bits

This register implements the Sector Number register of the command block of the IDE function. This register can be written only by the Host. When host writes to this register, all 3 registers (IDESNIR, IDESNOR0, IDESNOR1) are updated with the written value.

Host read to this register address reads the IDE Sector Number Out Register IDESNOR0 if DEV=0 or IDESNOR1 if DEV=1.

Bit	Description
7:0	IDE Sector Number Data (IDESND) — R/W. This register contains the number of the first sector to be transferred.



### 24.3.2.11 IDECLIR—IDE Cylinder Low In Register (IDER—D22:F2)

Address Offset: 04h                          Attribute: R/W  
Default Value: 00h                          Size: 8 bits

This register implements the Cylinder Low register of the command block of the IDE function. This register can be written only by the Host. When host writes to this register, all 3 registers (IDECLIR, IDECLOR0, IDECLOR1) are updated with the written value.

Host read to this register address reads the IDE Cylinder Low Out Register IDECLOR0 if DEV=0 or IDECLOR1 if DEV=1.

Bit	Description
7:0	<b>IDE Cylinder Low Data (IDECLD)</b> – R/W. Cylinder Low register of the command block of the IDE function.

### 24.3.2.12 IDCLOR1—IDE Cylinder Low Out Register Device 1 Register (IDER—D22:F2)

Address Offset: 04h                          Attribute: R/W  
Default Value: 00h                          Size: 8 bits

This register is read by the Host if DEV = 1. Intel Server Platform Services Firmware writes to this register at the end of a command of the selected device. When the host writes to the IDE Cylinder Low In Register (IDECLIR), this register is updated with that value.


Bit	Description
7:0	<b>IDE Cylinder Low Out DEV 1. (IDECLO1)</b> – R/W. Cylinder Low Out Register for Slave Device.

### 24.3.2.13 IDCLOR0—IDE Cylinder Low Out Register Device 0 Register (IDER—D22:F2)

Address Offset: 04h                          Attribute: R/W  
Default Value: 00h                          Size: 8 bits

This register is read by the Host if DEV = 0. Intel Server Platform Services Firmware writes to this register at the end of a command of the selected device. When the host writes to the IDE Cylinder Low In Register (IDECLIR), this register is updated with that value.

Bit	Description
7:0	<b>IDE Cylinder Low Out DEV 0. (IDECLO0)</b> – R/W. Cylinder Low Out Register for Master Device.



#### 24.3.2.14 IDCHOR0—IDE Cylinder High Out Register Device 0 Register (IDER—D22:F2)

Address Offset: 05h                      Attribute: R/W  
 Default Value: 00h                      Size: 8 bits

This register is read by the Host if DEVICE = 0. Intel Server Platform Services Firmware writes to this register at the end of a command of the selected device. When the host writes to the IDE Cylinder High In Register (IDECHIR), this register is updated with that value.

Bit	Description
7:0	<b>IDE Cylinder High Out DEV 0 (IDECH00)</b> — R/W. Cylinder High out register for Master device.

#### 24.3.2.15 IDCHOR1—IDE Cylinder High Out Register Device 1 Register (IDER—D22:F2)

Address Offset: 05h                      Attribute: R/W  
 Default Value: 00h                      Size: 8 bits

This register is read by the Host if Device = 1. Intel Server Platform Services Firmware writes to this register at the end of a command of the selected device. When the host writes to the IDE Cylinder High In Register (IDECHIR), this register is updated with that value.

Bit	Description
7:0	<b>IDE Cylinder High Out DEV 1 (IDECH01)</b> — R/W. Cylinder High out register for Slave device.

#### 24.3.2.16 IDECHIR—IDE Cylinder High In Register (IDER—D22:F2)

Address Offset: 05h                      Attribute: R/W  
 Default Value: 00h                      Size: 8 bits

This register implements the Cylinder High register of the command block of the IDE function. This register can be written only by the Host. When host writes to this register, all 3 registers (IDECHIR, IDECHOR0, IDECHOR1) are updated with the written value.

Host read to this register address reads the IDE Cylinder High Out Register IDECHOR0 if DEV=0 or IDECHOR1 if DEV=1.

Bit	Description
7:0	<b>IDE Cylinder High Data (IDECHD)</b> — R/W. Cylinder High data register for IDE command block.



#### 24.3.2.17 IDEHIR—IDE Drive/Head In Register (IDER—D22:F2)

Address Offset: 06h    Attribute: R/W  
Default Value: 00h    Size: 8 bits

This register implements the Drive/Head register of the command block of the IDE. This register can be written only by the Host. When host writes to this register, all 3 registers (IDEDHIR, IDEHOR0, IDEHOR1) are updated with the written value.

Host read to this register address reads the IDE Drive/Head Out Register (IDEDHOR0) if DEV=0 or IDEHOR1 if DEV=1.

Bit 4 of this register is the DEV (master/slave) bit. This bit is cleared by hardware on IDE software reset (S\_RST toggles to '1') in addition to Host system reset and D3->D0 transition of the function.

Bit	Description
7:0	<b>IDE Drive/Head Data (IDEDHD)</b> — R/W. Register defines the drive number, head number and addressing mode.

#### 24.3.2.18 IDHOR1—IDE Drive Head Out Register Device 1 (IDER—D22:F2)

Address Offset: 06h    Attribute: R/W  
Default Value: 00h    Size: 8 bits

This register is read only by the Host. Host read to this Drive/head In register address reads the IDE Drive/Head Out Register (IDEDHOR0) if DEV=1

Bit 4 of this register is the DEV (master/slave) bit. This bit is cleared by hardware on IDE software reset (S\_RST toggles to '1') in addition to the Host system reset and D3 to D0 transition of the IDE function.

When the host writes to this address, it updates the value of the IDEHIR register.

Bit	Description
7:0	<b>IDE Drive Head Out DEV 1 (IDEDHO1)</b> — R/W. Drive/Head Out register of Slave device.

#### 24.3.2.19 IDHOR0—IDE Drive Head Out Register Device 0 (IDER—D22:F2)

Address Offset: 06h    Attribute: R/W  
Default Value: 00h    Size: 8 bits

This register is read only by the Host. Host read to this Drive/head In register address reads the IDE Drive/Head Out Register (IDEDHOR0) if DEV=0.

Bit 4 of this register is the DEV (master/slave) bit. This bit is cleared by hardware on IDE software reset (S\_RST toggles to 1) in addition to the Host system reset and D3 to D0 transition of the IDE function.

When the host writes to this address, it updates the value of the IDEHIR register.

Bit	Description
7:0	<b>IDE Drive Head Out DEV 0 (IDEDHO0)</b> — R/W. Drive/Head Out register of Master device.



### 24.3.2.20 IDESD0R—IDE Status Device 0 Register (IDER—D22:F2)

Address Offset: 07h                                  Attribute:                R/W  
 Default Value: 80h                                  Size:                     8 bits

This register implements the status register of the Master device (DEV = 0). This register is read only by the Host. Host read of this register clears the Master device's interrupt.

When the HOST writes to the same address it writes to the command register

The bits description is for ATA mode.

Bit	Description
7	<b>Busy (BSY)</b> — R/W. This bit is set by HW when the IDECR is being written and DEV=0, or when SRST bit is asserted by Host or host system reset or D3-to-D0 transition of the IDE function. This bit is cleared by FW write of 0.
6	<b>Drive Ready (DRDY)</b> — R/W. When set, this bit indicates drive is ready for command.
5	<b>Drive Fault (DF)</b> — R/W. Indicates Error on the drive.
4	<b>Drive Seek Complete (DSC)</b> — R/W. Indicates Heads are positioned over the desired cylinder.
3	<b>Data Request (DRQ)</b> — R/W. Set when, the drive wants to exchange data with the Host using the data register.
2	<b>Corrected Data (CORR)</b> — R/W. When set, this bit indicates a correctable read error has occurred.
1	<b>Index (IDX)</b> — R/W. This bit is set once per rotation of the medium when the index mark passes under the read/write head.
0	<b>Error (ERR)</b> — R/W. When set, this bit indicates an error occurred in the process of executing the previous command. The Error Register of the selected device contains the error information.

### 24.3.2.21 IDESD1R—IDE Status Device 1 Register (IDER—D22:F2)


Address Offset: 07h                                  Attribute:                R/W  
 Default Value: 80h                                  Size:                     8 bits

This register implements the status register of the slave device (DEV = 1). This register is read only by the Host. Host read of this register clears the slave device's interrupt.

When the HOST writes to the same address it writes to the command register.

The bits description is for ATA mode.

Bit	Description
7	<b>Busy (BSY)</b> — R/W. This bit is set by hardware when the IDECR is being written and DEV=0, or when SRST bit is asserted by the Host or host system reset or D3-to-D0 transition of the IDE function. This bit is cleared by FW write of 0.
6	<b>Drive Ready (DRDY)</b> — R/W. When set, indicates drive is ready for command.
5	<b>Drive Fault (DF)</b> — R/W. Indicates Error on the drive.
4	<b>Drive Seek Complete (DSC)</b> — R/W. Indicates Heads are positioned over the desired cylinder.
3	<b>Data Request (DRQ)</b> — R/W. Set when the drive wants to exchange data with the Host using the data register.
2	<b>Corrected Data (CORR)</b> — R/W. When set indicates a correctable read error has occurred.
1	<b>Index (IDX)</b> — R/W. This bit is set once per rotation of the medium when the index mark passes under the read/write head.



Bit	Description
0	<b>Error (ERR)</b> – R/W. When set, this bit indicates an error occurred in the process of executing the previous command. The Error Register of the selected device contains the error information

#### 24.3.2.22 IDECR—IDE Command Register (IDER—D22:F2)

Address Offset: 07h                                  Attribute: R/W  
 Default Value: 00h                                  Size: 8 bits

This register implements the Command register of the command block of the IDE function. This register can be written only by the Host.

When the HOST reads the same address it reads the Status register DEV0 if DEV=0 or Status Register DEV1 if DEV=1 (Drive/Head register bit [4]).

Bit	Description
7:0	<b>IDE Command Data (IDECD)</b> – R/W. Host sends the commands (read/ write, etc.) to the drive using this register.

### 24.3.3 IDER BAR1 Registers

Table 24-7. IDER BAR1 Register Address Map

Address Offset	Register Symbol	Register Name	Default Value	Attribute
2h	IDDCR	IDE Device Control Register	00h	RO, WO
2h	IDASR	IDE Alternate status Register	00h	RO

#### 24.3.3.1 IDDCR—IDE Device Control Register (IDER—D22:F2)

Address Offset: 2h                                  Attribute: WO  
 Default Value: 00h                                  Size: 8 bits

This register implements the Device Control register of the Control block of the IDE function. This register is Write only by the Host.

When the HOST reads to the same address it reads the Alternate Status register.

Bit	Description
7:3	Reserved
2	<b>Software reset (S_RST)</b> – WO. When this bit is set by the Host, it forces a reset to the device.
1	<b>Host interrupt Disable (nIEN)</b> – WO. When set, this bit disables hardware from sending interrupt to the Host.
0	Reserved















24.3.4.14 IDESBMDTPR1—IDE Secondary Bus Master Descriptor Table Pointer Byte 1 Register (IDER—D22:F2)

Address Offset: 0Dh Attribute: R/W
Default Value: 00h Size: 8 bits

Table with 2 columns: Bit, Description. Row 1: 7:0, Descriptor Table Pointer Byte 1 (DTPB1) — R/W. This register implements the Byte 1 (of four bytes) of the descriptor table Pointer (four I/O byte addresses) for bus master operation of the secondary channel. This register is programmed by the Host.

24.3.4.15 IDESBMDTPR2—IDE Secondary Bus Master Descriptor Table Pointer Byte 2 Register (IDER—D22:F2)

Address Offset: 0Eh Attribute: R/W
Default Value: 00h Size: 8 bits

Table with 2 columns: Bit, Description. Row 1: 7:0, Descriptor Table Pointer Byte 2 (DTPB2) — R/W. This register implements the Byte 2 (of four bytes) of the descriptor table Pointer (four I/O byte addresses) for bus master operation of the secondary channel. This register is programmed by the Host.

24.3.4.16 IDESBMDTPR3—IDE Secondary Bus Master Descriptor Table Pointer Byte 3 Register (IDER—D22:F2)

Address Offset: 0Fh Attribute: R/W
Default Value: 00h Size: 8 bits

Table with 2 columns: Bit, Description. Row 1: 7:0, Descriptor Table Pointer Byte 3 (DTPB3) — R/W. This register implements the Byte 3 (of four bytes) of the descriptor table Pointer (four I/O byte addresses) for bus master operation of the secondary channel. This register is programmed by the Host.




## 24.4 Serial Port for Remote Keyboard and Text (KT) Redirection (KT – D22:F3)

### 24.4.1 PCI Configuration Registers (KT – D22:F3)

**Table 24-9. Serial Port for Remote Keyboard and Text (KT) Redirection Register Address Map**

Address Offset	Register Symbol	Register Name	Default Value	Attribute
00h–01h	VID	Vendor Identification	8086h	RO
02h–03h	DID	Device Identification	See Register description	RO
04h–05h	CMD	Command Register	0000h	RO, R/W
06h–07h	STS	Device Status	00B0h	RO
08h	RID	Revision ID	See Register description	RO
09h–0Bh	CC	Class Codes	070002h	RO
0Ch	CLS	Cache Line Size	00h	RO
10h–13h	KTIBA	KT IO Block Base Address	00000001h	RO, R/W
14h–17h	KT MBA	KT Memory Block Base Address	00000000h	RO, R/W
2Ch–2Dh	SVID	Subsystem Vendor ID	0000h	R/WO
2Eh–2Fh	SID	Subsystem ID	8086h	R/WO
34h	CAP	Capabilities Pointer	C8h	RO
3Ch–3Dh	INTR	Interrupt Information	0200h	R/W, RO
C8h–C9h	PID	PCI Power Management Capability ID	D001h	RO
CAh–CBh	PC	PCI Power Management Capabilities	0023h	RO
D0h–D1h	MID	Message Signaled Interrupt Capability ID	0005h	RO
D2h–D3h	MC	Message Signaled Interrupt Message Control	0080h	RO, R/W
D4h–D7h	MA	Message Signaled Interrupt Message Address	00000000h	RO, R/W
D8h–DBh	MAU	Message Signaled Interrupt Message Upper Address	00000000h	RO, R/W
DCh–DDh	MD	Message Signaled Interrupt Message Data	0000h	R/W



**24.4.1.1 VID—Vendor Identification Register (KT—D22:F3)**

Address Offset: 00–01h                                      Attribute: RO  
 Default Value: 8086h                                        Size: 16 bits

Bit	Description
15:0	<b>Vendor ID (VID)</b> — RO. This is a 16-bit value assigned by Intel.

**24.4.1.2 DID—Device Identification Register (KT—D22:F3)**

Address Offset: 02–03h                                      Attribute: RO  
 Default Value: See bit description                        Size: 16 bits

Bit	Description
15:0	<b>Device ID (DID)</b> — RO. This is a 16-bit value assigned to the PCH KT controller. See <a href="#">Section 1.4</a> or the specification update for the value of the DID Register.

**24.4.1.3 CMD—Command Register (KT—D22:F3)**

Address Offset: 04–05h                                      Attribute: RO, R/W  
 Default Value: 0000h                                        Size: 16 bits

Bit	Description
15:11	Reserved
10	<b>Interrupt Disable (ID)</b> — R/W. This bit disables pin-based INTx# interrupts. This bit has no effect on MSI operation. 1 = Internal INTx# messages will not be generated. 0 = Internal INTx# messages are generated if there is an interrupt and MSI is not enabled.
9:3	Reserved
2	<b>Bus Master Enable (BME)</b> — R/W. This bit controls the KT function's ability to act as a master for data transfers. This bit does not impact the generation of completions for split transaction commands. For KT, the only bus mastering activity is MSI generation.
1	<b>Memory Space Enable (MSE)</b> — R/W. This bit controls Access to the PT function's target memory space.
0	<b>I/O Space enable (IOSE)</b> — R/W. This bit controls access to the PT function's target I/O space.

**24.4.1.4 STS—Device Status Register (KT—D22:F3)**

Address Offset: 06–07h                                      Attribute: RO  
 Default Value: 00B0h                                        Size: 16 bits

Bit	Description
15:11	Reserved
10:9	<b>DEVSEL# Timing Status (DEVT)</b> — RO. This field controls the device select time for the PT function's PCI interface.
8:5	Reserved





Bit	Description
4	<b>Capabilities List (CL)</b> — RO. This bit indicates that there is a capabilities pointer implemented in the device.
3	<b>Interrupt Status (IS)</b> — RO. This bit reflects the state of the interrupt in the function. Setting of the Interrupt Disable bit to 1 has no affect on this bit. Only when this bit is a 1 and ID bit is 0 is the INTB interrupt asserted to the Host.
2:0	Reserved

#### 24.4.1.5 RID—Revision ID Register (KT—D22:F3)

Address Offset: 08h Attribute: RO  
 Default Value: See bit description Size: 8 bits

Bit	Description
7:0	<b>Revision ID</b> — RO. See <a href="#">Section 1.4</a> or the specification update for the value of the RID Register.

#### 24.4.1.6 CC—Class Codes Register (KT—D22:F3)

Address Offset: 09–0Bh Attribute: RO  
 Default Value: 070002h Size: 24 bits

Bit	Description
23:16	<b>Base Class Code (BCC)</b> — RO. This field indicates the base class code of the KT host controller device.
15:8	<b>Sub Class Code (SCC)</b> — RO. This field indicates the sub class code of the KT host controller device.
7:0	<b>Programming Interface (PI)</b> — RO. This field indicates the programming interface of the KT host controller device.

#### 24.4.1.7 CLS—Cache Line Size Register (KT—D22:F3)

Address Offset: 0Ch Attribute: RO  
 Default Value: 00h Size: 8 bits

This register defines the system cache line size in DWORD increments. Mandatory for master which use the Memory-Write and Invalidate command.

Bit	Description
7:0	<b>Cache Line Size (CLS)</b> — RO. All writes to system memory are Memory Writes.



#### 24.4.1.8 KTIBA—KT IO Block Base Address Register (KT—D22:F3)

Address Offset: 10–13h Attribute: RO, R/W  
Default Value: 00000001h Size: 32 bits

Bit	Description
31:16	Reserved
15:3	<b>Base Address (BAR)</b> — R/W. This field provides the base address of the I/O space (8 consecutive I/O locations).
2:1	Reserved
0	<b>Resource Type Indicator (RTE)</b> — RO. This bit indicates a request for I/O space

#### 24.4.1.9 KT MBA—KT Memory Block Base Address Register (KT—D22:F3)

Address Offset: 14–17h Attribute: RO, R/W  
Default Value: 00000000h Size: 32 bits

Bit	Description
31:12	<b>Base Address (BAR)</b> — R/W. This field provides the base address for Memory Mapped I/O BAR. Bits 31:12 correspond to address signals 31:12.
11:4	Reserved
3	<b>Prefetchable (PF)</b> — RO. This bit indicates that this range is not pre-fetchable.
2:1	<b>Type (TP)</b> — RO. This field indicates that this range can be mapped anywhere in 32-bit address space.
0	<b>Resource Type Indicator (RTE)</b> — RO. This bit indicates a request for register memory space.

#### 24.4.1.10 SVID—Subsystem Vendor ID Register (KT—D22:F3)


Address Offset: 2Ch–2Dh Attribute: R/WO  
Default Value: 0000h Size: 16 bits

Bit	Description
15:0	<b>Subsystem Vendor ID (SSVID)</b> — R/WO. Indicates the sub-system vendor identifier. This field should be programmed by BIOS during boot-up. Once written, this register becomes Read Only. This field can only be cleared by PLTRST#. <b>Note:</b> Register must be written as a DWord write with SID register.

#### 24.4.1.11 SID—Subsystem ID Register (KT—D22:F3)

Address Offset: 2Eh–2Fh Attribute: R/WO  
Default Value: 8086h Size: 16 bits

Bit	Description
15:0	<b>Subsystem ID (SSID)</b> — R/WO. Indicates the sub-system identifier. This field should be programmed by BIOS during boot-up. Once written, this register becomes Read Only. This field can only be cleared by PLTRST#. <b>Note:</b> Register must be written as a DWord write with SVID register.



#### 24.4.1.12 CAP—Capabilities Pointer Register (KT—D22:F3)

Address Offset: 34h   Attribute:               RO  
 Default Value: C8h    Size:                     8 bits

This optional register is used to point to a linked list of new capabilities implemented by the device.

Bit	Description
7:0	<b>Capability Pointer (CP)</b> — RO. This field indicates that the first capability pointer is offset C8h (the power management capability).

#### 24.4.1.13 INTR—Interrupt Information Register (KT—D22:F3)

Address Offset: 3C–3Dh   Attribute:               R/W, RO  
 Default Value: 0200h   Size:                     16 bits

Bit	Description
15:8	<b>Interrupt Pin (IPIN)</b> — RO. A value of 1h/2h/3h/4h indicates that this function implements legacy interrupt on INTA/INTB/INTC/INTD, respectively <b>FunctionValueINTx</b> (3 KT/Serial Port)02hINTB
7:0	<b>Interrupt Line (ILINE)</b> — R/W. The value written in this register tells which input of the system interrupt controller, the device’s interrupt pin is connected to. This value is used by the OS and the device driver, and has no affect on the hardware.

#### 24.4.1.14 PID—PCI Power Management Capability ID Register (KT—D22:F3)

Address Offset: C8–C9h   Attribute:               RO  
 Default Value: D001h   Size:                     16 bits

Bit	Description
15:8	<b>Next Capability (NEXT)</b> — RO. A value of D0h points to the MSI capability.
7:0	<b>Cap ID (CID)</b> — RO. This field indicates that this pointer is a PCI power management.

#### 24.4.1.15 PC—PCI Power Management Capabilities ID Register (KT—D22:F3)

Address Offset: CA–CBh   Attribute:               RO  
 Default Value: 0023h   Size:                     16 bits

Bit	Description
15:11	<b>PME Support (PME)</b> — RO. This field indicates no PME# in the PT function.
10:6	Reserved
5	<b>Device Specific Initialization (DSI)</b> — RO. This bit indicates that no device-specific initialization is required.



Bit	Description
4	Reserved
3	<b>PME Clock (PMEC)</b> — RO. This bit indicates that PCI clock is not required to generate PME#
2:0	<b>Version (VS)</b> — RO. This field indicates support for the <i>PCI Power Management Specification, Revision 1.2</i> .

#### 24.4.1.16 MID—Message Signaled Interrupt Capability ID Register (KT—D22:F3)

Address Offset: D0–D1h                      Attribute:                      RO  
Default Value: 0005h                      Size:                      16 bits

Message Signaled Interrupt is a feature that allows the device/function to generate an interrupt to the host by performing a DWORD memory write to a system specified address with system specified data. This register is used to identify and configure an MSI capable device.

Bit	Description
15:8	<b>Next Pointer (NEXT)</b> — RO. This value indicates this is the last item in the list.
7:0	<b>Capability ID (CID)</b> — RO. This field value of Capabilities ID indicates device is capable of generating MSI.

#### 24.4.1.17 MC—Message Signaled Interrupt Message Control Register (KT—D22:F3)

Address Offset: D2–D3h                      Attribute:                      RO, R/W  
Default Value: 0080h                      Size:                      16 bits

Bit	Description
15:8	Reserved
7	<b>64-Bit Address Capable (C64)</b> — RO. Capable of generating 64-bit and 32-bit messages.
6:4	<b>Multiple Message Enable (MME)</b> — R/W. These bits are R/W for software compatibility, but only one message is ever sent by the PT function.
3:1	<b>Multiple Message Capable (MMC)</b> — RO. Only one message is required.
0	<b>MSI Enable (MSIE)</b> — R/W. If set, MSI is enabled and traditional interrupt pins are not used to generate interrupts.



#### 24.4.1.18 MA—Message Signaled Interrupt Message Address Register (KT—D22:F3)

Address Offset: D4–D7h                      Attribute:              RO, R/W  
 Default Value: 00000000h                  Size:                      32 bits

This register specifies the DWORD aligned address programmed by system software for sending MSI.

Bit	Description
31:2	<b>Address (ADDR)</b> — R/W. Lower 32 bits of the system specified message address, always DWord aligned.
1:0	Reserved

#### 24.4.1.19 MAU—Message Signaled Interrupt Message Upper Address Register (KT—D22:F3)

Address Offset: D8–DBh                      Attribute:              RO, R/W  
 Default Value: 00000000h                  Size:                      32 bits

Bit	Description
31:4	Reserved
3:0	<b>Address (ADDR)</b> — R/W. Upper 4 bits of the system specified message address.

#### 24.4.1.20 MD—Message Signaled Interrupt Message Data Register (KT—D22:F3)

Address Offset: DC–DDh                      Attribute:              R/W  
 Default Value: 0000h                      Size:                      16 bits

This 16-bit field is programmed by system software if MSI is enabled

Bit	Description
15:0	<b>Data (DATA)</b> — R/W. This MSI data is driven onto the lower word of the data bus of the MSI memory write transaction.



## 24.4.2 KT IO/Memory Mapped Device Registers

Table 24-10. KT IO/Memory Mapped Device Register Address Map

Address Offset	Register Symbol	Register Name	Default Value	Attribute
0h	KTRxBR	KT Receive Buffer Register	00h	RO
0h	KTTHR	KT Transmit Holding Register	00h	WO
0h	KTDLLR	KT Divisor Latch LSB Register	00h	R/W
1h	KTIER	KT Interrupt Enable register	00h	R/W, RO
1h	KTDLMR	KT Divisor Latch MSB Register	00h	R/W
2h	KTIIR	KT Interrupt Identification register	01h	RO
2h	KTFRCR	KT FIFO Control register	00h	WO
3h	KTLCR	KT Line Control register	03h	R/W
4h	KTMCR	KT Modem Control register	00h	RO, R/W
5h	KTLSR	KT Line Status register	00h	RO
6h	KTMSR	KT Modem Status register	00h	RO

### 24.4.2.1 KTRxBR—KT Receive Buffer Register (KT—D22:F3)

Address Offset: 00h  
Default Value: 00h

Attribute: RO  
Size: 8 bits

This implements the KT Receiver Data register. Host access to this address, depends on the state of the DLAB bit (KTLCR[7]). It must be 0 to access the KTRxBR.

Host reads this register when FW provides it the receive data in non-FIFO mode. In FIFO mode, host reads to this register translate into a read from Intel ME memory (RBR FIFO).

Bit	Description
7:0	<b>Receiver Buffer Register (RBR)</b> — RO. Implements the Data register of the Serial Interface. If the Host does a read, it reads from the Receive Data Buffer.

### 24.4.2.2 KTTHR—KT Transmit Holding Register (KT—D22:F3)

Address Offset: 00h  
Default Value: 00h

Attribute: WO  
Size: 8 bits

This implements the KT Transmit Data register. Host access to this address, depends on the state of the DLAB bit (KTLCR[7]). It must be 0 to access the KTTHR.

When host wants to transmit data in the non-FIFO mode, it writes to this register. In FIFO mode, writes by host to this address cause the data byte to be written by hardware to Intel ME memory (THR FIFO).

Bit	Description
7:0	<b>Transmit Holding Register (THR)</b> — WO. Implements the Transmit Data register of the Serial Interface. If the Host does a write, it writes to the Transmit Holding Register.



#### 24.4.2.3 KTDLLR—KT Divisor Latch LSB Register (KT—D22:F3)

Address Offset: 00h    Attribute:                      R/W  
 Default Value: 00h    Size:                              8 bits

This register implements the KT DLL register. Host can Read/Write to this register only when the DLAB bit (KTLCR[7]) is 1. When this bit is 0, Host accesses the KTHRH or the KTRBR depending on Read or Write.

This is the standard Serial Port Divisor Latch register. This register is only for software compatibility and does not affect performance of the hardware.

Bit	Description
7:0	<b>Divisor Latch LSB (DLL)</b> — R/W. Implements the DLL register of the Serial Interface.

#### 24.4.2.4 KTIER—KT Interrupt Enable Register (KT—D22:F3)

Address Offset: 01h    Attribute:                      R/W  
 Default Value: 00h    Size:                              8 bits

This implements the KT Interrupt Enable register. Host access to this address, depends on the state of the DLAB bit (KTLCR[7]). It must be “0” to access this register. The bits enable specific events to interrupt the Host.

Bit	Description
7:4	Reserved
3	<b>MSR (IER2)</b> — R/W. When set, this bit enables bits in the Modem Status register to cause an interrupt to the host.
2	<b>LSR (IER1)</b> — R/W. When set, this bit enables bits in the Receiver Line Status Register to cause an Interrupt to the Host.
1	<b>THR (IER1)</b> — R/W. When set, this bit enables an interrupt to be sent to the Host when the transmit Holding register is empty.
0	<b>DR (IER0)</b> — R/W. When set, the Received Data Ready (or Receive FIFO Timeout) interrupts are enabled to be sent to Host.

#### 24.4.2.5 KTDLMR—KT Divisor Latch MSB Register (KT—D22:F3)

Address Offset: 01h    Attribute:                      R/W  
 Default Value: 00h    Size:                              8 bits

Host can Read/Write to this register only when the DLAB bit (KTLCR[7]) is 1. When this bit is 0, Host accesses the KTIER.

This is the standard Serial interface's Divisor Latch register's MSB. This register is only for SW compatibility and does not affect performance of the hardware.

Bit	Description
7:0	<b>Divisor Latch MSB (DLM)</b> — R/W. Implements the Divisor Latch MSB register of the Serial Interface.







### 24.4.2.8 KTLCR—KT Line Control Register (KT—D22:F3)

Address Offset: 03h Attribute: R/W  
 Default Value: 03h Size: 8 bits

The line control register specifies the format of the asynchronous data communications exchange and sets the DLAB bit. Most bits in this register have no affect on hardware and are only used by the FW.

Bit	Description
7	<b>Divisor Latch Address Bit (DLAB)</b> — R/W. This bit is set when the Host wants to read/write the Divisor Latch LSB and MSB Registers. This bit is cleared when the Host wants to access the Receive Buffer Register or the Transmit Holding Register or the Interrupt Enable Register.
6	<b>Break Control (BC)</b> — R/W. This bit has no affect on hardware.
5:4	<b>Parity Bit Mode (PBM)</b> — R/W. This bit has no affect on hardware.
3	<b>Parity Enable (PE)</b> — R/W. This bit has no affect on hardware.
2	<b>Stop Bit Select (SBS)</b> — R/W. This bit has no affect on hardware.
1:0	<b>Word Select Byte (WSB)</b> — R/W. This bit has no affect on hardware.

### 24.4.2.9 KTMCR—KT Modem Control Register (KT—D22:F3)

Address Offset: 04h Attribute: R/W  
 Default Value: 00h Size: 8 bits

The Modem Control Register controls the interface with the modem. Since the FW emulates the modem, the Host communicates to the FW using this register. Register has impact on hardware when the Loopback mode is on.

Bit	Description
7:5	Reserved
4	<b>Loop Back Mode (LBM)</b> — R/W. When set by the Host, this bit indicates that the serial port is in loop Back mode. This means that the data that is transmitted by the host should be received. Helps in debug of the interface.
3	<b>Output 2 (OUT2)</b> — R/W. This bit has no affect on hardware in normal mode. In loop back mode the value of this bit is written by hardware to the Modem Status Register bit 7.
2	<b>Output 1 (OUT1)</b> — R/W. This bit has no affect on hardware in normal mode. In loop back mode the value of this bit is written by hardware to Modem Status Register bit 6.
1	<b>Request to Send Out (RTSO)</b> — R/W. This bit has no affect on hardware in normal mode. In loopback mode, the value of this bit is written by hardware to Modem Status Register bit 4.
0	<b>Data Terminal Ready Out (DRT0)</b> — R/W. This bit has no affect on hardware in normal mode. In loopback mode, the value in this bit is written by hardware to Modem Status Register Bit 5.



### 24.4.2.10 KTL SR—KT Line Status Register (KT—D22:F3)

Address Offset: 05h                                      Attribute:                      RO  
 Default Value: 00h                                      Size:                               8 bits

This register provides status information of the data transfer to the Host. Error indication, etc. are provided by the HW/FW to the host using this register.

Bit	Description
7	<b>RX FIFO Error (RXFER)</b> — RO. This bit is cleared in non FIFO mode. This bit is connected to BI bit in FIFO mode.
6	<b>Transmit Shift Register Empty (TEMT)</b> — RO. This bit is connected by HW to bit 5 (THRE) of this register.
5	<b>Transmit Holding Register Empty (THRE)</b> — RO. This bit is always set when the mode (FIFO/ Non-FIFO) is changed by the Host. This bit is active only when the THR operation is enabled by the FW. This bit has acts differently in the different modes: <b>Non FIFO:</b> This bit is cleared by hardware when the Host writes to the THR registers and set by hardware when the FW reads the THR register. <b>FIFO mode:</b> This bit is set by hardware when the THR FIFO is empty, and cleared by hardware when the THR FIFO is not empty. This bit is reset on Host system reset or D3->D0 transition.
4	<b>Break Interrupt (BI)</b> — RO. This bit is cleared by hardware when the LSR register is being read by the Host.
3:2	Reserved
1	<b>Overrun Error (OE)</b> — RO. This bit is cleared by hardware when the LSR register is being read by the Host. The FW typically sets this bit, but it is cleared by hardware when the host reads the LSR.
0	<b>Data Ready (DR)</b> — RO. <b>Non-FIFO Mode:</b> This bit is set when the FW writes to the RBR register and cleared by hardware when the RBR register is being Read by the Host. <b>FIFO Mode:</b> This bit is set by hardware when the RBR FIFO is not empty and cleared by hardware when the RBR FIFO is empty. This bit is reset on Host System Reset or D3->D0 transition.

### 24.4.2.11 KTMSR—KT Modem Status Register (KT—D22:F3)

Address Offset: 06h                                      Attribute:                      RO  
 Default Value: 00h                                      Size:                               8 bits

The functionality of the Modem is emulated by the FW. This register provides the status of the current state of the control lines from the modem.


Bit	Description
7	<b>Data Carrier Detect (DCD)</b> — RO. In Loop Back mode this bit is connected by hardware to the value of MCR bit 3.
6	<b>Ring Indicator (RI)</b> — RO. In Loop Back mode this bit is connected by hardware to the value of MCR bit 2.
5	<b>Data Set Ready (DSR)</b> — RO. In Loop Back mode this bit is connected by hardware to the value of MCR bit 0.
4	<b>Clear To Send (CTS)</b> — RO. In Loop Back mode this bit is connected by hardware to the value of MCR bit 1.
3	<b>Delta Data Carrier Detect (DDCD)</b> — RO. This bit is set when bit 7 is changed. This bit is cleared by hardware when the MSR register is being read by the HOST driver.



Bit	Description
2	<b>Trailing Edge of Read Detector (TERI)</b> — RO. This bit is set when bit 6 is changed from 1 to 0. This bit is cleared by hardware when the MSR register is being read by the Host driver.
1	<b>Delta Data Set Ready (DDSR)</b> — RO. This bit is set when bit 5 is changed. This bit is cleared by hardware when the MSR register is being read by the Host driver.
0	<b>Delta Clear To Send (DCTS)</b> — RO. This bit is set when bit 4 is changed. This bit is cleared by hardware when the MSR register is being read by the Host driver.

## §





# 25 SPSR PCIe Configuration Space Registers (D17:F0)

## 25.1 SPSR Configuration Registers

Table 25-1. SPSR Register Address Map (Sheet 1 of 2)

Offset	Mnemonic	Register Name	Default
00h-01h	VID	Vendor ID	8086h
02h-03h	DID	Device ID	0000h
04h-05h	PCICMD	PCI Command Register	0000h
06h-07h	PCISTS	PCI Status Register	0000h
08	RID	Revision ID Register	00h
09h-0Bh	CC	Class Code Register0	FF0000h
0Ch	CLS	Cache line Size Register	00h
0Eh	HDR	Header Type Register	00h
2Ch-2Dh	SVID	Subsystem Vendor ID Register	8086h
2Eh-2Fh	SID	Subsystem ID Register	0000h
30h-33h	EROMBAR	Expansion ROM Base Address Register	00000000h
34h	CAPPTR	Capabilities Pointer Register	40h
3Ch	INTL	Interrupt Line Register	00h
3Dh	INTP	Interrupt Pin Register	00h
40h-41h	EXPCAPLST	PCI Express Capability List Register	8010h
42h-43h	EXPCAP	PCI Express Capabilities Register	0092h
44h-47h	DEVCAP	Device Capabilities Register	00008FC0h
48h-49h	DEVCTL	Device Control Register	0000h
4Ah-4Bh	DEVSTS	Device Status Register	0000h
4Ch-4Fh	LINKCAP	Link Capabilities Register	00000C11
50h-51h	LINKCTL	Link Control Register	0040h
52h-53h	LINKSTS	Link Status Register	1011h
64h-67h	DEVCAP2	Device Capabilities 2 Register	00000000h
68h-69h	DEVCTL2	Device Control 2 Register	0000h
6A-6Bh	DEVSTS2	Device Status 2 Register	0000h
6C-6Dh	LINKCAP2	Link Capabilities 2 Register	0000h
70h-71hh	LINKCTL2	Link Control 2 Register	0000h
72h-73h	LINKSTS2	Link Status 2 Register	0000h
74h-75h	SLOTCAP2	Slot Capabilities 2 Register	0000h
78-79h	SLOTCTL2	Slot Control 2 Register	0000h
7Ah-7Bh	SLOTSTS2	Slot Status 2 Register	0000h
80h-81hh	PMCAPLST	Power Management Capability List Register	0001h
82h-83h	PMCAP	Power Management Capabilities Register	0003h



Table 25-1. SPSR Register Address Map (Sheet 2 of 2)

Offset	Mnemonic	Register Name	Default
84h–85h	PMCSR	Power Management Control/Status Register	0000h
D4h–D7h	MSDEVFUNHIDE	Device Function Hide	0000000Eh
E0h–E3h	PRIBLKCTL	Private Block Control Register	0000h
E4h–E5h	DEVCLKGTCL	Device Clock Gate Control	0010h
E8h–E9h	PLKCTL	Personality Lock Key Control Register	0000h
180h–183h	ADRTIMERCTRL	ADR Timer Control	10000000h

### 25.1.1 VID—Vendor ID Register

Memory Address: 00h Attribute: RO  
Default Value: 8086h Size: 15 bits

Bit	Description
15:0	<b>Vendor ID (VID)</b> — RO. This field identifies Intel as the manufacturer of the device.

### 25.1.2 DID—Device ID Register

Memory Address: 02h Attribute: RO  
Default Value: 0000h Size: 15 bits

Bit	Description
15:0	<b>Device ID (DID)</b> — RO. This field identifies the particular function as allocated by Intel.

### 25.1.3 PCICMD—PCI Command Register

Memory Address: 04h Attribute: RO, R/W  
Default Value: 0000h Size: 16 bits

Bit	Description
15:11	Reserved
10	<b>Interrupt Disable</b> — RO. Since the SPSR feature has no interrupt to disable, this bit is hard-wired to 0.
9	<b>Fast Back-to-Back enable (FBE)</b> — RO. Not applicable to PCI-express. Hard-wired to 0
8	<b>SERR# Enable (SEE)</b> — R/W. When set, this bit enables reporting of Non-Fatal and Fatal errors detected by the Function of the Root Complex. For Type 1 Configuration Space headers, this bit controls transmission by the primary interface of ERR_NONFATAL and ERR_FATAL error messages forwarded from the secondary interface. ERR_COR messages are not affected by this bit. <b>Note:</b> Errors are reported when enabled either through this bit or through the PCI Express-specific bits in the Device Control Register
7	<b>Wait Cycle Control (WCC)</b> — RO. Not applicable to PCI-express. Hard-wired to 0
6	<b>Parity Error Response Enable (PERE)</b> — RW. This bit controls the setting of the master data parity error bit in the status register (PCISTS) in response to a parity error received on the PCI Express Interface (poisoned TLP)
5	<b>VGA Palette Snoop Enable (VGA_PSE)</b> — RO. Not applicable to PCI-express. Hard-wired to 0
4	<b>Memory Write and Invalidate Enable (MWIE)</b> — RO. Not applicable to PCI-express. Hard-wired to 0
3	<b>Special Cycle Enable (SCE)</b> — RO. Not applicable to PCI-Express. Hard-wired to 0.



Bit	Description
2	<b>Bus Master Enable (BME)</b> — RW. This bit controls the ability of the Function to issue Memory and I/O read or write requests, and the ability of Root or Switch port to forward memory and I/O read or write requests in the upstream direction. When this bit is 0b, memory and I/O requests received at the root port or downstream side of a switch port (secondary side) must be handled as an Unsupported Request (UR). For Non-posted requests, a completion with UR completion status must be returned. The forwarding of requests other than memory or I/O requests is not controlled by this bit. <b>Note:</b> MSI interrupts are inband memory writes and are blocked when this bit is 0b
1	<b>Memory Space Enable (MSE)</b> — RW. This bit controls the function's response to Memory Space accesses. When this bit is 0b, the function will handle memory transactions targeting the Function as an Unsupported request (UR). For Type 1 Configuration Space headers, this bit controls the primary side response to memory space accesses targeting the secondary side. When this bit is 0b, every memory transaction targeting a secondary interface is handled as an Unsupported Request (UR). For Non-posted requests, a completion with UR completion status must be returned.
0	<b>I/Ospace Enable (IOSE)</b> — RO. Since SPSR does not have I/O space this bit is hard-wired to 0.

### 25.1.4 PCISTS—PCI Status Register

Memory Address: 06h  
Default Value: 0010h

Attribute: R/WC, R/W1C, RO  
Size: 16 bits

Bit	Description
15	<b>Detected Parity Error (DPE)</b> — R/WC. This bit is set when a poisoned TLP is received from PCI Express. This bit is set even when the parity error response enable bit is not set. On Type 1 configuration header functions, the bit is set when the poisoned TLP is received on the primary side.
14	<b>Signaled System Error (SSE)</b> — R/W1C. This bit is set when ERR_FATAL or ERR_NONFATAL messages are sent to the root complex and the SERR enable bit in the PCICMD Register is set.
13	<b>Received Master Abort (RMA)</b> — RO. This bit is set when the requester receives a completion with an UR completion status. On Type 1 configuration header functions, the bit is set when a UR completions status is received on the primary side.
12	<b>Received Target Abort (RTA)</b> — RO. This bit is set when a requester receives a CA completions status. On Type 1 configuration header functions, the bit is set when a "Completer Abort" is received on the primary side.
11	<b>Signaled Target Abort (STA)</b> — R/WC. This bit is set when the switch generates a completion packet with Completer Abort (CA) status is generated by its primary side.
10:9	<b>DEVSEL# Timing (DVT)</b> — RO. These bits have no meaning on PCI Express. Fast decode timing is reported.
8	<b>Master Data Parity Error Detected (MDPD)</b> — R/WC. This bit is set by a requester (primary side for type1 configuration header functions) if the parity error response enable bit (PERE) in the Command Register is set and either of the following two conditions occur: <ul style="list-style-type: none"> <li>Requester receives a completion marked poisoned.</li> <li>Requester poisons a write requests.</li> </ul> If the parity error bit is 0b, this bit is never set.
7	<b>Fast Back-to-Back Capable (FBC)</b> — RO. This bit has no meaning on PCI Express.
6	reserved
5	<b>66 MHz Capable (C66)</b> — RO. This bit has no meaning on PCI Express.
4	<b>Capabilities List Enable (CAPE)</b> — RO. This bit indicates the presence of an Extended capabilities list items. Offset 34H indicates the offset for the first entry in the linked list of capabilities. All PCI Express Functions are required to have a PCI Express Capability Structure. So this bit must be hard-wired to 1b.
3	<b>Interrupt Status (INTS)</b> — RO. When set, this bit indicates that an INTx emulation interrupt is pending internally in this function. <i>Since SPSR doesn't support interrupts, this bit will always return 0 when read.</i>
2:0	reserved



### 25.1.5 RID—Revision ID Register

Memory Address: 08h  
 Default Value: 00h

Attribute: RO  
 Size: 8 bits

Bit	Description
7:0	<b>Revision ID (RID)</b> — RO. This field specifies the specific revision of this function and should be viewed as an extension to the Device ID.

### 25.1.6 CC—Class Code Register

Memory Address: 09h  
 Default Value: FF0000h

Attribute: RO  
 Size: 24 bits

Bit	Description
24:16	<b>Base Class (BC)</b> — RO. A value of FFh indicates a device which does not fit into any defined classes.
15:8	<b>Sub-Class (SC)</b> — RO. The sub-class value definition depends on which base class is selected.
7:0	<b>Register-Level Programming Interface (RLPI)</b> — RO.

### 25.1.7 CLS—Cacheline Size Register

Memory Address: 0Ch  
 Default Value: 00h

Attribute: R/W  
 Size: 8 bits

Bit	Description
7:0	<b>Cache Line Size (CLS)</b> — R/W. These bits specify the system cache-line size in units of DWords. This field is implemented by PCI Express devices but has no effect on device behavior.

### 25.1.8 HDR—Header Type Register

Memory Address: 0Eh  
 Default Value: 00h

Attribute: RO  
 Size: 8 bits

Bit	Description
7	<b>Multi-function device (MFD)</b> — RO. Defaults to 0 to indicate that the switch is NOT a multi-function device. After reset, if any of the MS SMBuses are enabled this bit will reflect 1.
6:0	<b>Header Type (HTYPE)</b> — RO. These bits define the layout of addresses 10h through 3Fh in the configuration space.

### 25.1.9 SVID—Subsystem Vendor ID Register

Memory Address: 2Ch  
 Default Value: 8086h

Attribute: R/WL  
 Size: 16 bits

**Note:** This register is only applicable when SPI device is in descriptor mode.

Bit	Description
15:0	<b>Header Type (HTYPE)</b> — R/WL. These bits define the layout of addresses 10h through 3Fh in the configuration space.





### 25.1.10 SID—Subsystem ID Register

Memory Address: 2Eh      Attribute: R/WL  
Default Value: 0000h      Size: 16 bits

**Note:** This register is only applicable when SPI device is in descriptor mode.

Bit	Description
15:0	<b>Subsystem ID (SID)</b> — R/WL. This field identifies the particular function as allocated by Intel.

### 25.1.11 EROMBAR—Expansion ROM Base Address

Memory Address: 30h      Attribute: R/WL  
Default Value: 00000000h      Size: 32 bits

Bit	Description
31:24	<b>ROM Base Address Upper Bits (RBAUB)</b> — R/WL. The ROM base address includes both RBAUB and RBAB[23:15] bits below. These RBAUB bits correspond to bits 31:24 of the ROM Base address value.
23	<b>ROM Base Address Bit 23 (RBAB23)</b> — R/WL. Bit 23 becomes RO and locked when ROM is 16M, Size=0h. All MSIZE bits are RW if SPSRCTL[Size]>=9h indicating 32K, unless otherwise locked as described above.
22	<b>ROM Base Address Bit 22 (RBAB22)</b> — R/WL. Bit 22 becomes RO and locked when ROM is 8M or larger, Size<=1h. All MSIZE bits are RW if SPSRCTL[Size]>=9h indicating 32K, unless otherwise locked as described above.
21	<b>ROM Base Address Bit 21 (RBAB21)</b> — R/WL. Bit 21 becomes RO and locked when ROM is 4M or larger, Size<=2h. All MSIZE bits are RW if SPSRCTL[Size]>=9h indicating 32K, unless otherwise locked as described above.
20	<b>ROM Base Address Bit 20 (RBAB20)</b> — R/WL. Bit 20 becomes RO and locked when ROM is 2M or larger, Size<=3h. All MSIZE bits are RW if SPSRCTL[Size]>=9h indicating 32K, unless otherwise locked as described above.
19	<b>ROM Base Address Bit 19 (RBAB19)</b> — R/WL. Bit 19 becomes RO and locked when ROM is 1M or larger, Size<=4h. All MSIZE bits are RW if SPSRCTL[Size]>=9h indicating 32K, unless otherwise locked as described above.
18	<b>ROM Base Address Bit 18 (RBAB18)</b> — R/WL. Bit 18 becomes RO and locked when ROM is 512K or larger, Size<=5h. All MSIZE bits are RW if SPSRCTL[Size]>=9h indicating 32K, unless otherwise locked as described above.
17	<b>ROM Base Address Bit 17 (RBAB17)</b> — R/WL. Bit 17 becomes RO and locked when ROM is 256K or larger, Size<=6h. All MSIZE bits are RW if SPSRCTL[Size]>=9h indicating 32K, unless otherwise locked as described above.
16	<b>ROM Base Address Bit 16 (RBAB16)</b> — R/WL. Bit 16 becomes RO and locked when ROM is 128K or larger, Size<=7h. All MSIZE bits are RW if SPSRCTL[Size]>=9h indicating 32K, unless otherwise locked as described above.
15	<b>ROM Base Address Bit 15 (RBAB15)</b> — R/WL. Bit 15 becomes RO and locked when ROM is 64K or larger, Size<=8h. All MSIZE bits are RW if SPSRCTL[Size]>=9h indicating 32K, unless otherwise locked as described above.
14:1	Reserved
0	<b>Expansion ROM Enable (ERE)</b> — R/WL. 0b: ROM disabled; 1b: Expansion ROM Enable — Not writable if SPSRCTL[EMROM] = 0 or PRIBLKCTL[ERBD] = 1 as described above.  <b>Note:</b> If ERE is 1, but PCICMD[MSE] is 0, then this address region will not be enabled, as PCICMD[MSE] takes precedence. Both bits need to be 1 in order to enable address decoding.



### 25.1.12 CAPPTR—Capabilities Pointer Register

Memory Address:34h Attribute: RO  
 Default Value: 40h Size: 8 bits

Bit	Description
7:0	<b>Capabilities Pointer (CPTR)</b> — RO. Contains the offset of the first item in the list of capabilities.

### 25.1.13 INTL—Interrupt Line Register

Memory Address:3Ch Attribute: R/W  
 Default Value: 00h Size: 8 bits

Bit	Description
7:0	<b>Interrupt Line (INTL)</b> — R/W. This register is used to communicate interrupt line routing information. The device itself does not use this value, rather it is used by device drivers and operating systems.

### 25.1.14 INTP—Interrupt PIN Register

Memory Address:3Dh Attribute: RO  
 Default Value: 00h Size: 8 bits

Bit	Description
7:0	<b>Interrupt Pin (INTP)</b> — RO. This register tells which interrupt pin the function uses. 00h: No Interrupt pin is used by SPSR. 01h: Generate INTA 02h: Generate INTB 03h: Generate INTC 04h: Generate INTD Others: Reserved

### 25.1.15 EXPCAPLST—PCI Express Capability List Register

Memory Address:40h Attribute: R/WL, RO  
 Default Value: 8010h Size: 16 bits

Bit	Description
15:8	<b>Next Pointer (NP)</b> — R/WL. Contains the offset of the next item in the capabilities list. (PMCAPLST)
7:0	<b>Capability ID (CAPID)</b> — RO. Identifies the function as PCI Express capable.

### 25.1.16 EXCAP—PCI Express Capabilities Register

Memory Address:42h Attribute: RO  
 Default Value: 0092 Size: 16 bits

Bit	Description
15:14	Reserved
13:9	<b>Interrupt Message Number (IMN)</b> — RO. This field indicates the interrupt message number that is generated from the PCI Express port. When there is more than one MSI interrupt number, this register is required to contain the offset between the base Message Data and the MSI Message that is generated when the status bits in the slot status register or root port status registers are set. The chipset us required to update this field if the number of MSI messages change.





Bit	Description
11	<b>Enable No Snoop (ENOSNP)</b> — RO. If this bit is set, the function is permitted to set the No Snoop bit in the Requester attributes of transactions it initiates that do not require hardware enforced cache coherency. This bit is permitted to be hardwired to 0b if a function would never set the No Snoop attribute in transactions it initiates.
10	<b>Auxiliary Power PM Enable (AUXPME)</b> — RO. Not supported
9	<b>Phantom Function Enable (PFE)</b> — RO. When set, this bit enables a function to user unclaimed functions as phantom functions to extend the number of outstanding transaction identifiers. Functions that do not implement this capability hardware this bit to 0b.
8	<b>Extended Tag Field Enable (ETFE)</b> — RO. When set, this bit enables a function to use an 8-bit tag field as a Requester. Functions that do not implement this capability hard wire this bit to 0b.
7:5	<b>Maximum Payload Size (MPS)</b> — R/W. This field sets maximum TLP payload size for the function. As a receiver, the function must handle TLPs as large as the set value. As a Transmitter, the function must not generate TLPs exceeding the set value. 000b: 128 bytes maximum payload size 001b: 256 bytes maximum payload size (Unsupported) 010b: 512 bytes maximum payload size (Unsupported) 011b: 1024 bytes maximum payload size (Unsupported) 100b: 2048 bytes maximum payload size (Unsupported) 101b: 4096 bytes maximum payload size (Unsupported) Others: Reserved
4	<b>Enable Relaxed Ordering (ENRO)</b> — RO. When set, the function is permitted to set the relaxed ordering bit in the attribute field of transactions it initiates that do not require strong write ordering. A function is permitted to hard-wire this bit to 0b if it never sets the Relaxed ordering attribute in transactions it initiates as a requester.
3	<b>Unsupported Request Reporting Enable (URRE)</b> — R/W. This bit controls the enabling of ERR_CORR, ERR_NONFATAL or ERR_FATAL messages on PCI Express for reporting "Unsupported Request" errors.
2	<b>Fatal Error Reporting Enable (FERE)</b> — R/W. When this bit is set, generation of the ERR_FATAL message is enabled.
1	<b>NonFatal Error Reporting Enable (NFERE)</b> — R/W. When this bit is set, generation of the ERR_NONFATAL message is enabled.
0	<b>Correctable Error Reporting Enable (CERE)</b> — R/W. When this bit is set, generation of the ERR_CORR message is enabled.

### 25.1.19 DEVSTS—Device Status Register

Memory Address: 4Ah  
Default Value: 0000h

Attribute: RO, R/WC  
Size: 16bits

Bit	Description
15:6	<b>Reserved Zero:</b> Software must always write a 0 to these bits.
5	<b>Transactions Pending (TP)</b> — RO. When set, this bit indicates that the function has issued Non-Posted REquests that have not been completed. For Root or Switch port, it applies to Non-Posted Requests the port has issued on its own behalf (Port's Request ID). A function reports this bit cleared only when all outstanding Non-Posted Requests have completed. Functions that do not issue Non-Posted requests on their own behalf hardwire this bit to 0b.
4	<b>Auxiliary Power Detected (APD)</b> — RO. Auxiliary Power is not supported
3	<b>Unsupported Request Detected (URD)</b> — R/WC. This bit indicates that this function received an unsupported request from PCI Express link. Errors are logged in this register regardless of whether error reporting is enabled or not in the Device Control register.
2	<b>Fatal Error Detected (FED)</b> — R/WC. This bit indicates that this function has detected a Fatal error. Errors are logged in this register regardless of whether error reporting is enabled or not in the Device Control register
1	<b>Non-Fatal Error Detected (NFED)</b> — R/WC. This bit indicates that this function has detected a Non-Fatal error. Errors are logged in this register regardless of whether error reporting is enabled or not in the Device Control register
0	<b>Correctable Error Detected (CED)</b> — R/WC. This bit indicates that this function has detected a Correctable error. Errors are logged in this register regardless of whether error reporting is enabled or not in the Device Control register.



## 25.1.20 LINKCAP—Link Capabilities Register

Memory Address: 4Ch Attribute: RO  
 Default Value: 0000C11h Size: 32 bits

Bit	Description
31:24	<b>Port Number (PN)</b> — RO. This field indicates the PCI Express port number assigned to this link.
23:22	Reserved
21	<b>Link Bandwidth Notification Capability (LBNC)</b> — RO.
20	<b>Data Link Layer Active Error Reporting Capable (DLLERC)</b> — RO.
19	<b>Surprise Link Down Error Reporting Capable (SLDERC)</b> — RO.
18	<b>Clock Power Management Capable (CPMC)</b> — RO.
17:15	<b>L1 Exit Latency (L1EL)</b> — RO. This field indicates the L1 exit latency for the given PCI-Express Link. It indicates the length of time this port requires to complete transition from L1 to L0. 000: Less than 1 us 001: 1 us to less than 2 us 010: 2 us to less than 4 us 011: 4 us to less than 8 us 100: 8 us to less than 16 us 101: 16 us to less than 32 us 110: 32 us to less than 64 us 111: More than 64 us
14:12	<b>L0s Exit Latency (L0sEL)</b> — RO. This field indicates the L0s exit latency for the given PCI-Express Link. It indicates the length of time this port requires to complete transition from L0s to L0. 000b: Less than 64 ns 001b: 64 ns to less than 128 ns 010b: 128 ns to less than 256 ns 011b: 256 ns to less than 1 us 101b: 1 us to less than 2 us 110b: 2 us to less than 4 us 111b: More than 4 us
11:10	<b>ASPM Support (ASPMSUP)</b> — RO. This field indicates the level of ASPM supported on the given PCI Express Link. 00b: Reserved 01b: L0s Entry Supported 10b: Reserved 11b: L0s and L1 Supported
9:4	<b>Maximum Link Width (MLW)</b> — RO. This field indicates the maximum link width implemented by the given PCI Express Link. 00h: Reserved 01h: x1 02h: x2 04h: x4 08h: x8 10h: x16 20h: x32 (Unsupported) Others Reserved
3:0	<b>Maximum Link Speed (MLS)</b> — RO. This field indicates the supported link speed(s) for the associated port. 0001b: 2.5 Gb/s link speed is supported 0010b: 5.0 Gb/s and 2.5 Gb/s link speed supported Others: Reserved.



### 25.1.21 LINKCTL—Link Control Register

Memory Address: 50h                      Attribute:                  R/W, RO  
Default Value:    0040h                    Size:                        16 bits

Bit	Description
15:12	Reserved
11	<b>Link Autonomous Bandwidth Interrupt Enable (LABIE)</b> — RO. When Set, this bit enables the generation of an interrupt to indicate that the Link Autonomous Bandwidth Status bit has been set. Functions that do not implement the Link Bandwidth Notification Capability must hardwire this bit to 0b.
10	<b>Link Bandwidth Management Interrupt Enable (LBMIE)</b> — RO. When set, this bit enables the generation of an interrupt to indicate that the Link Bandwidth Management Status bit has been set. Functions that do not implement the Link Bandwidth Notification Capability must hard-wire this bit to 0b.
9	<b>Hardware Autonomous Width Disable (HAWD)</b> — RO. When set, this bit disables hardware from changing the Link Width for reasons other than attempting to correct unreliable Link operation by reducing Link width. Components that do not implement the ability to autonomously change link width are permitted to hard-wire this bit to 0b.
8	<b>Enable Clock Power Management (ECPM)</b> — RO. Not Applicable.
7	<b>Extended Synch (ES)</b> — R/W. When set, this bit forces extended transmission of 4096 FTS ordered sets in FTS and an extra 1024 TS1 at exit from L1 prior to entering L0. This mode provides external devices monitoring the link time to achieve bit and symbol lock before the link enters L0 state and resumes communication. Default value for this bit is 0
6	<b>Common Clock Configuration (CCCFG)</b> — R/W. When set, this bit indicates that this component and the component at the opposite end of this link are operating with distributed common reference clocks. A value of 0b indicates that this component and the component at the opposite end of this link are operating with asynchronous reference clock. After changing the value in this bit in both components on a link, software must trigger the link to retrain by writing a 1b to the Retrain Link bit of the Downstream Port
5	<b>Retrain Link (RL)</b> — RO. When set, this bit initiates link retraining by directing the physical layer LTSSM to recovery state. If the LTSSM is already in REcovery or configuration, re-entering Recovery is permitted but not required. Reads of this bit always return 0b. This is used by the downstream ports only. For the upstream port, it is Read-only
4	<b>Disable Link (DL)</b> — RO. When set, this bit disables the link by directing the LTSSM to the disabled state when set. This bit is reversed on Endpoints, for the given PCI Express port. This is used by the downstream ports only. For the upstream port, it is Read-only
3	<b>Read Completion Boundary (RCB)</b> — RO. This bit indicates the RCB value for Root Port, Endpoints and Bridges. 0b: 64 byte 1b: 128 byte
2	Reserved
1:0	<b>ASPM Control (ASPMCTL)</b> — R/W. This field controls the level of ASPM supported on a given PCI Express Link. 00b: Disabled 01b: L0s Entry Enabled 10b: L1 Entry Enabled 11b: L0s and L1 Entry Enabled

### 25.1.22 LINKSTS—Link Status Register

Memory Address: 52h                      Attribute:                  RO  
Default Value:    1011h                    Size:                        16 bits

Bit	Description
15	This bit is set by hardware to indicate that hard-wire has autonomously changes link or width, without the port transitioning through DL_Down status, for reason other than to attempt to correct unreliable link operation. This bit is not applicable and is reserved for endpoints, PCI Express-to-PCI/PCI-X bridges, and upstream ports of switches. Functions that do not implement the Link Bandwidth Notification Capability must hardwire this bit to 0b.



Bit	Description
14	<p><b>Link Bandwidth Management Status (LBMS)</b> — RO. This bit is set by hardware to indicate that either of the following has occurred without the port transitioning through DL_Down status:</p> <ul style="list-style-type: none"> <li>• A link retraining has completed following a write of 1b to the Retrain link bit.</li> <li>• Hardware has changed link speed of width to attempt to correct unreliable link operation, either through an LTSSM timeout or a higher level process.</li> </ul> <p>This bit is not applicable and is reserved for endpoints, PCI Express-to-PCI/PCI-X bridges, and upstream ports of switches. Functions that do not implement the Link Bandwidth Notification Capability must hard-wire this bit to 0b.</p>
13	<p><b>Data Link Layer Link Active (DLLLA)</b> — RO. This bit indicates the status of the Data Link Control and Management Status Machine. It returns a 1b to indicate the DL_Active state, 0b otherwise.</p>
12	<p><b>Slot Clock Configuration (SCC)</b> — RO. When the <b>X</b> is on a PCI Express connector, this bit indicates whether it is using the same reference clock that is provided at the connector. Indicates independent reference clock Indicates same reference clock.</p>
11	<p><b>Link Training (LT)</b> — RO. This bit indicates that the Physical Layer LTSSM is in the Configuration or Recovery state, or a 1b was written to the Retrain Link bit but the Link training has not yet begun. Hardware clears this bit when the LTSSM exits the Configuration/Recovery state. This field is not applicable and reserved for the upstream port, and must be hard-wired to 0b.</p>
10	<p><b>Undefined:</b> Not applicable</p>
9:4	<p><b>Negotiated Link Width (NLW)</b> — RO. This field indicates the negotiated width of the PCI Express link.</p> <p>00 0001b: x1          00 0010b: X2          00 0100b: x4          00 1000b: X8          00 1100b: X12—not supported          01 0000b: X16          10 0000b: X32—not supported          All other values are reserved.</p>
3:0	<p><b>Current Link Speed (CLS)</b> — RO. This field indicates the negotiated link speed of the given PCI Express link.</p> <p>0001b: 2.5 Gb/s PCI Express Link          0010b: 5.0 Gb/s PCI Express Link          Others: Reserved          The value in this field is undefined when the link is not up.</p>

25.1.23 DEVCAP2—Device Capabilities 2 Register

Memory Address:64h	Attribute:	RO
Default Value: 00000000h	Size:	32 bits

Bit	Description
31:6	Reserved
5	<p><b>Alternative RID Interpretation (ARI) Capable</b> — RO. This bit is set to 1b indicating that the switch downstream or root port supports this capability. Must be 0b for all other types of functions.</p>
4	<p>A value of 1b indicates support for the completion Timeout Disable Mechanism. Support of completion timeout disable is optional for Root Ports. The port supports completions timeout disable</p>



Bit	Description
3:0	<p><b>Completion Timeout Range Supported (CTRS)</b> — RO. This field indicates device support for the optional Completion Timeout programmability mechanism. This mechanism allows system software to modify the Completion Timeout value.</p> <p>This field is applicable only to Root Ports, Endpoints that issue requests on their own behalf, and PCI Express to PCI/PCI-X Bridges that take ownership of request issues on PCI Express. For all other devices this field is reserved and maybe be hard-wired to 0000b.</p> <p>Four time values ranges are defined: Range  A: 50 us to 10 ms  Range B: 10 ms to 250 ms  Range C: 250 ms to 4s  Range D: 4s to 64s  Bits are set according to table below to show timeout value ranges supported.</p> <p>0000b: Completions Timeout programming not supported — values is fixed by implementation in the range 50 us to 50 ms.  0001b: Range A  0010b: Range B  0011b: Range A &amp; B  0110b: Range B &amp; C  0111b: Range A, B, &amp; C  1111b: Range A, B, C &amp; D  All other values are reserved</p>

### 25.1.24 DEVCTL2—Device Control 2 Register

Memory Address: 68h Attribute: RO  
Default Value: 0000h Size: 16 bits

Bit	Description
15:6	Reserved
5	<b>Alternative RID Interpretation Enable (ARIE)</b> — RO. When set to 1b, ARI is enabled for the downstream or root port. Must be 0b for all other types of functions.
4	<b>Completion Timeout Disable (CTD)</b> — RO. 1: disable the completions timeout mechanism for all NP tx. 0: completion timeout is enabled for all NP tx
3:0	<p><b>Completion Timeout Value (CTV)</b> — RO. In devices that support completion timeout programmability, this field allows system software to modify the completion timeout range. The following encoding and corresponding timeout ranges are defined:</p> <p>0000b: 50 us to 50 ms (16.3 ms - 24.6 ms based on core clk period)  0001b: 50 us to 100 us (61.4 us - 92.4 us based on core clk period)  0010b: 1 ms to 10 ms (2.6 ms - 3.9 ms based on core clk period)  0101b: 16 ms to 55 ms (16.3 ms - 24.6 ms based on core clk period)  0110b: 65 ms to 210 ms (83.8 ms - 126.1 ms based on core clk period)  1001b: 260 ms to 900 ms (335.5 ms - 504.5 ms based on core clk period)  1010b: 1s to 3.5s (1.3s - 2.1s based on core clk period) All others are reserved.  1111b: 256 core clock cycles for System Validation debug.</p> <p><b>Note:</b> It is highly recommended that the completion timeout value not be less than 10ms or greater. A small completion timeout value may result in premature completion timeout for slower responding devices. If a greater than 25 ms timeout value is required,</p>

### 25.1.25 DEVSTS2—Device Status 2 Register

Memory Address: 6Ah Attribute: RO  
Default Value: 0000h Size: 16 bits

Bit	Description
15:0	Reserved





### 25.1.26 LINKCAP2—Link Capabilities 2 Register

Memory Address: 6Ch Attribute: RO  
 Default Value: 0000h Size: 16 bits

Bit	Description
15:0	Reserved

### 25.1.27 LINKCTL2—Link Control 2 Register

Memory Address: 70h Attribute: RO  
 Default Value: 0000h Size: 16 bits

Bit	Description
15:13	Reserved
12	<b>Compliance De-emphasis (CD)</b> — RO. This bit sets the de-emphasis level in Polling.Compliance state if the entry occurred due to the Enter Compliance bit being 1b. 1b: -3.5 dB 0b: -6 dB When the link is operating at 2.5 Gb/s, the setting of this bit has no effect.
11	<b>Compliance SOS (CSOS)</b> — RO. When set to 1b, the LTSSM is required to send Skip Ordered Sets periodically in between the (modified) compliance patterns. This bit has no affect on hardware
10	<b>Enter Modified Compliance (EMC)</b> — RO. When set to 1b, the device transmits Modified Compliance Pattern if the LTSSM enters Polling.Compliance sub-state. This bit has no affect on hardware
9:7	<b>Transmit Margin (TM)</b> — RO. This field controls the value of the non-de-emphasized voltage level at the transmitter pins. This field is reset to 000b on entry to the LTSSM Polling.Configuration sub-state. 000b: Normal operating range 001b: 800-1200mV for full swing and 400-700 mV for half-swing 010b-110b: 200-400 mV for full-swing and 100-200 mV for half-swing Others: Reserved This field has no affect on hardware
6	<b>Selectable De-emphasis (SD)</b> — RO. When the link is operating at 5 Gb/s speed, this bit selects the level of de-emphasis for an upstream component. This bit is not applicable and reserved for Endpoints, PCI Express to PCI/PCI-X bridges, and upstream ports of switches.
5	<b>Hardware Autonomous Speed Disable (HASD)</b> — RO. When set, this bit disables hardware from changing the link speed for device specific reasons other than attempting to correct unreliable link operation by reducing link speed for device-specific reasons other than attempting to correct unreliable link operations by reducing link speed. Initial transition to the highest supported common link speed is not blocked by this bit.
4	<b>Enter Compliance (EC)</b> — RO. Software is permitted to force a link to enter compliance mode at the speed indicated in the Target Link Speed field by setting this bit to 1b in both components on a link and then initiating a hot reset on the link. This bit has no affect on hardware
3:0	<b>Target Link Speed (TLS)</b> — RO. For downstream ports, this field sets an upper limit on link operational speed by restricting the values advertised by the upstream component in its training sequences. 0001b: 2.5 Gb/s Target Link Speed 0010b: 5.0 Gb/s Target Link Speed Others: Reserved

### 25.1.28 LINKSTS2—Link Status 2 Register

Memory Address: 72h Attribute: RO  
 Default Value: 0000h Size: 16 bits

Bit	Description
15:1	Reserved



Bit	Description
0	<b>Current De-emphasis Level (CDL)</b> – RO. When the link is operating at 5 Gb/s speed, this bit reflects the level of de-emphasis. 1b: -3.5 dB 0b: -6 dB

### 25.1.29 SLOTCAP2—Slot Capabilities 2 Register

Memory Address: 74h    Attribute:                      RO  
 Default Value: 0000h    Size:                                      16 bits

Bit	Description
15:0	Reserved

### 25.1.30 SLOTCTL2—Slot Control 2 Register

Memory Address: 78h    Attribute:                      RO  
 Default Value: 0000h    Size:                                      16 bits

Bit	Description
15:0	Reserved

### 25.1.31 SLOTSTS2—lot Status 2 Register

Memory Address: 7Ah    Attribute:                      RO  
 Default Value: 0000h    Size:                                      316bits

Bit	Description
15:0	Reserved

### 25.1.32 PMCAPLST—Power Management Capability List Register

Memory Address: 80h    Attribute:                      RO, R/WL  
 Default Value: 0001h    Size:                                      16 bits

Bit	Description
15:8	<b>Next Pointer (NP)</b> – R/WL. Contains the offset of the next item in the capabilities list. A null value is used to indicate that this is the last capability.
7:0	<b>Capability ID (CAPID)</b> – RO. Identifies the function as PCI Power Management capable.



### 25.1.33 PMCAP—Power Management Capabilities Register

Memory Address: 82h Attribute: RO  
 Default Value: 0003h Size: 16 bits

Bit	Description
15:11	<b>PME_Support (PMESUP)</b> — RO. For a device Function, this 5-bit field indicates the power states in which the Function may generate a PME. The value of 00h implies that this device does not generate PME events.
10	<b>D2 Support (D2S)</b> — RO. Not supported
9	<b>D1 Support (D1S)</b> — RO. Not supported
8:6	<b>Auxiliary Current (AC)</b> — RO. Auxiliary power is not supported.
5	<b>Device Specific Initialization (DSI)</b> — RO. Device-specific initialization is not required when transitioning to D0 from D3hot state. This bit is zero.
4	Reserved
3	<b>PME Clock (PMECLK)</b> — RO. Does not apply to PCI Express. Hard-wired to 0.
2:0	<b>Version (VER)</b> — RO. PM implementation is compliant with <i>PCI Bus Power Management Interface Specification</i> , Revision 1.2.

### 25.1.34 PMCSR—Power Management Control / Status Register

Memory Address: 84h Attribute: RO, R/WC, RW  
 Default Value: 0008h Size: 16bits

Bit	Description
15	<b>PME Status (PMESTS)</b> — R/WC.
14:13	<b>Data Scale (DC)</b> — RO. Not supported
12:9	<b>Data Select (DS)</b> — RO. Not supported
8	<b>PME Enable (PMEEN)</b> — RW. Gates assertion of the PME message.
7:4	reserved
3	<b>NO_Soft_Reset (NRS)</b> — RO. When set to 1b, this bit indicates that devices transitioning from D3hot to D) because of Power State command do not perform an internal reset. Configuration Context is preserved. Upon transition from the D3hot to the D0 Initialized state, no additional operating system intervention is required to preserve Configuration Context beyond writing the Power State bits
2	reserved
1:0	<b>Power State (PS)</b> — RW. This field is used both to determine the current power state of a function and to set the function into a new power state. The definition of the supported values is given below: 0h - D0 3h - D3hot If software attempts to write an unsupported, optional state to this field, the write operation must complete normally; however, the data is discarded and no state change occurs.



### 25.1.35 MSDEVFUNCHIDE—MS Unit Device Function Hide Register

Memory Address: D4h Attribute: R/WL, RO  
Default Value: 0000000Eh Size: 32 bits

Bit	Description
31	<b>LOCK</b> — R/WL. Lock bit for the device function hide register. Once this bit is set to 1b, this bit can not be unlocked. Writing a 0b has no effect on this bit 1b: lock 0b: unlocked
30:5	Reserved = 0
4	<b>Function 4: sSATA</b> — R/WL 0 (default)= enabled for use by BIOS/OS 1= hidden from BIOS/OS
3	<b>Function 3: MEXP SMBUS 2</b> — R/WL 0= enabled for use by BIOS/OS 1(Default)= hidden from BIOS/OS
2	<b>Function 2: MEXP SMBUS 1</b> — R/WL 0= enabled for use by BIOS/OS 1(Default)= hidden from BIOS/OS
1	<b>Function 1: MEXP SMBUS 0</b> — R/WL 0= enabled for use by BIOS/OS 1(Default)= hidden from BIOS/OS
0	<b>Function 0: SPSR</b> reserved = 0. Function 0 can not be hidden

### 25.1.36 PRIBLKCTL — Private Block Control Register

Memory Address: E0h Attribute: R/WL, R/W  
Default Value: 0000h Size: 32 bits

Bit	Description
31:5	Reserved.
4	<b>ADR_TMR_MODE (ADR Timer Mode)</b> — R/WL. This bit controls whether the ADR timer is operating in normal or extended mode. 0 = ADR timer values are 25/50/100/0us (DEFAULT). 1 = ADR timer values are extended to 200/400/800/0us. Refer to ADRTIMERCTRL [ADR_TMR]. <b>Note:</b> Lock Key bit is located in the Personality Lock Key Control Register (PLKCTL.CL).
3:0	Reserved = 0

### 25.1.37 DEVCLKGTCTL — Device Clock Gate control

Memory Address: E4h Attribute: R/W  
Default Value: 0010h Size: 16 bits

Bit	Description
15	<b>ICGE (IDLE Clock Gate Enable)</b> — R/W. This bit, when set, enables clock gating to occur when the IP block is idle longer than the Idle Clock Timer. Default is 0b
14:8	Reserved = 0
7:0	<b>ICT (Idle Clock Timer)</b> — R/W. This field indicates the number of clocks that the IP block must be idle for before the clock disable process begins. 16 clocks (default) is the minimum number of clocks recommended







## 26 MS SMBus Controller Registers

### 26.1 PCI Configuration Registers (MS SMBus—D17:F1/F2/F3)

**Table 26-1. MS SMBus Controller PCI Register Address Map (SMBus—D17:F1/F2/F3)  
(Sheet 1 of 2)**

Offset	Mnemonic	Register Name	Default	Attribute
00h-01h	VID	Vendor Identification	8086	RO
02h-03h	DID	Device Identification	See register description	RO
04h-05h	PCICMD	PCI Command	0000h	R/WC, RO
06h-07h	PCISTS	PCI Status	0010h	RO
08h	RID	Revision Identification	See register description	RO
09h	PI	Programming Interface	00h	RO
0Ah	SCC	Sub Class Code	05h	RO
0Bh	BCC	Base Class Code	0Ch	RO
0Ch	CLS	Cache Line Size	00h	R/W
0Dh	HDR	Header Type	80h	RO
10h	SMBMBAR	SMBus Memory Base Address	00000000h	R/W, RO
20h-23h	SMB_IOPBAR	SMBus I/O Base Address	00000001h	R/W, RO
2Ch-2Dh	SVID	Subsystem Vendor Identification	8086h	R/WL
2Eh-2Fh	SID	Subsystem Identification	0000h	R/WL
34h	CAPPTR	Capabilities Pointer	90h	RO
3Ch	INT_LN	Interrupt Line	00h	R/W
3Dh	INT_PN	Interrupt Pin	See register description	RO
40h	HOSTC	Host Configuration	00h	R/W, RO
90-91h	EXPCLIST	PCI Express Capability List	CC10h	R/WL, RO
92-93h	EXPCAP	PCI Express Capabilities	0092h	RO
94-97h	DCAP	Device Capabilities	00008FC0h	RO
98-99h	DCTL	Device Control	0000h	R/W, RO
9A-9Bh	DSTS	Device Status	0000h	R/WC, RO
9C-9Fh	LCAP	Link Capabilities	00000000h	RO
A0-A1h	LCTL	Link Control	0040h	R/W, RO
A2-A3h	LSTS	Link Status	1011h	RO
B4-B7h	DCAP2	Device Capabilities 2	00000000h	RO
B8-B9h	DCTL2	Device Control 2 Register	0000h	RO
BA-BBh	DSTS2	Device Status 2	0000h	RO
BC-BFh	LCAP2	Link Capabilities 2	00000000h	RO
C0-C1h	LCTL2	Link Control 2	0000h	RO
C2-C3h	LSTS2	Link Status 2	0000h	RO
CC-CDh	PMCAPLST	Power Management Capability List	D401h	R/WL, RO



**Table 26-1. MS SMBus Controller PCI Register Address Map (SMBus—D17:F1/F2/F3)  
(Sheet 2 of 2)**

Offset	Mnemonic	Register Name	Default	Attribute
CE-CFh	PMCAP	Power Management Capability	0003h	RO
D0-D1h	PMCSR	Power Management Control and Status	0008h	R/WC, RO
D4-D5h	MID	Message Signaled Interrupt Identifiers	0005h	R/WL, RO
D6-D7h	MC	Message Signaled Interrupt Message Control	0000h	R/W, RO
D8-DBh	MA	Message Signaled Interrupt Message Address	00000000h	R/W
DC-DDh	MD	Message Signaled Interrupt Message Data	0000h	R/W
E8-E9h	PLKCTL	Personality Lock Key Control	0000h	R/WL
110-113h	UES	Uncorrectable Error Status	See bit description	R/WC, RO
114-117h	UEM	Uncorrectable Error Mask	00000000h	R/W, RO

**Note:** Registers that are not shown should be treated as Reserved (See Section 9.2 for details).

### 26.1.1 VID—Vendor Identification Register (MS SMBus—D17:F1/F2/F3)

Address: 00h-01h Attribute: RO  
 Default Value: 8086h Size: 16 bits

Bit	Description
15:0	<b>Vendor ID</b> — RO. This is a 16-bit value assigned to Intel

### 26.1.2 DID—Device Identification Register (MS SMBus—D17:F1/F2/F3)

Address: 02h-03h Attribute: RO  
 Default Value: See bit description Size: 16 bits

Bit	Description
15:0	<b>Device ID</b> — RO. This is a 16-bit value assigned to the PCH MS SMBus controller. See Section 1.4 or the specification update for the value of the DID Register.

### 26.1.3 PCICMD—PCI Command Register (MS SMBus—D17:F1/F2/F3)

Address: 04h-05h Attributes: RO, R/W  
 Default Value: 0000h Size: 16 bits

Bit	Description
15:11	Reserved
10	<b>Interrupt Disable</b> — R/W. 0 = Enable 1 = Disables SMBus from asserting its interrupt signal.
9	<b>Fast Back to Back Enable (FBE)</b> — RO. Hardwired to 0.
8	<b>SERR# Enable (SERR_EN)</b> — R/W. 0 = Disables SERR# generation. 1 = Enables SERR# generation.





Bit	Description
7	<b>Wait Cycle Control (WCC)</b> — RO. Hardwired to 0.
6	<b>Parity Error Response (PER)</b> — R/W. 0 = Disable 1 = Sets Detected Parity Error bit (D17:F1/F2/F3:06, bit 15) when a parity error is detected.
5	<b>VGA Palette Snoop (VPS)</b> — RO. Hardwired to 0.
4	<b>Postable Memory Write Enable (PMWE)</b> — RO. Hardwired to 0.
3	<b>Special Cycle Enable (SCE)</b> — RO. Hardwired to 0.
2	<b>Bus Master Enable (BME)</b> — RW. 0 = Disable Bus Master function. 1 = Enable Bus Master function.
1	<b>Memory Space Enable (MSE)</b> — R/W. 0 = Disables memory mapped config space. 1 = Enables memory mapped config space.
0	<b>I/O Space Enable (IOSE)</b> — R/W. 0 = Disable 1 = Enables access to the SMBus I/O space registers as defined by the Base Address Register. <b>Note:</b> When this bit is 0b, the function will handle memory transactions targeting the Function as an Unsupported request (UR)

### 26.1.4 PCISTS—PCI Status Register (MS SMBus—D17:F1/F2/F3)

Address: 06h–07h  
Default Value: 0080h

Attributes: R/WC, RO  
Size: 16 bits

**Note:** For the writable bits, software must write a 1 to clear bits that are set. Writing a 0 to the bit has no effect.

Bit	Description
15	<b>Detected Parity Error (DPE)</b> — R/WC. 0 = No parity error detected. 1 = Parity error detected.
14	<b>Signaled System Error (SSE)</b> — R/WC. 0 = No system error detected. 1 = System error detected.
13	<b>Received Master Abort (RMA)</b> — RO. This bit is set when the requester receives a completion with an Unsupported Request completion status.
12	<b>Received Target Abort (RTA)</b> — RO. This bit is set when a requester receives a Completer Abort completions status.
11	<b>Signaled Target Abort (STA)</b> — R/WC This bit is set when the switch generates a completion packet with Completer Abort (CA) status
10:9	<b>DEVSEL# Timing Status (DEVT)</b> — RO. This 2-bit field defines the timing for DEVSEL# assertion for positive decode. 00 = Fast decode timing.
8	<b>Data Parity Error Detected (DPED)</b> — R/WC. This bit is set if the parity error response enable bit (PER) is set.
7	<b>Fast Back to Back Capable (FB2BC)</b> — RO.
6	Reserved.
5	<b>66 MHz Capable (66MHZ_CAP)</b> — RO. Hardwired to 0.



Bit	Description
4	<b>Capabilities List (CAP_LIST)</b> — RO. Hardwired to 0 because there are no capability list structures in this function
3	<b>Interrupt Status (INTS)</b> — RO. This bit indicates that an interrupt is pending. It is independent from the state of the Interrupt Enable bit in the PCI Command register.
2:0	Reserved

### 26.1.5 RID—Revision Identification Register (MS SMBus—D17:F1/F2/F3)

Offset Address: 08h                                      Attribute:                      RO  
Default Value: See bit description                      Size:                                      8 bits

Bit	Description
7:0	<b>Revision ID</b> — RO. See <a href="#">Section 1.4</a> or the specification update for the value of the RID Register.

### 26.1.6 PI—Programming Interface Register (MS SMBus—D17:F1/F2/F3)

Offset Address: 09h                                      Attribute:                      RO  
Default Value: 00h                                      Size:                                      8 bits

Bit	Description
7:0	Reserved

### 26.1.7 SCC—Sub Class Code Register (MS SMBus—D17:F1/F2/F3)

Address Offset: 0Ah                                      Attributes:                      RO  
Default Value: 05h                                      Size:                                      8 bits

Bit	Description
7:0	<b>Sub Class Code (SCC)</b> — RO. 05h = SMBus serial controller

### 26.1.8 BCC—Base Class Code Register (MS SMBus—D17:F1/F2/F3)

Address Offset: 0Bh                                      Attributes:                      RO  
Default Value: 0Ch                                      Size:                                      8 bits

Bit	Description
7:0	<b>Base Class Code (BCC)</b> — RO. 0Ch = Serial bus controller.





Bit	Description
0	<b>IO Space Indicator</b> — RO. 0 = Memory space 1 = IO space

### 26.1.13 SVID—Subsystem Vendor Identification Register (MS SMBus—D17:F1/F2/F3)

Address Offset: 2Ch–2Dh                      Attribute: R/WL  
Default Value: 8086h                      Size: 16 bits  
Lockable: Yes                      Power Well: Core

Bit	Description
15:0	<b>Subsystem Vendor ID (SVID)</b> — R/WL. This field identifies Intel as the manufacturer of the device.

### 26.1.14 SID—Subsystem Identification Register (MS SMBus—D31:F2/F4)

Address Offset: 2Eh–2Fh                      Attribute: R/WL  
Default Value: 0000h                      Size: 16 bits  
Lockable: Yes                      Power Well: Core

Bit	Description
15:0	<b>Subsystem ID (SID)</b> — R/WL. This field identifies the particular function as allocated by Intel.

### 26.1.15 CAPPTR—Capabilities Pointer Register (MS SMBus—D17:F1/F2/F3)

Address Offset: 34h                      Attributes: RO  
Default Value: 90h                      Size: 8 bits

Bit	Description
7:0	<b>Capabilities Pointer (CPTR)</b> — RO. Contains the offset of the first item in the list of capabilities. (EXPCAPLST)

### 26.1.16 INT\_LN—Interrupt Line Register (MS SMBus—D17:F1/F2/F3)

Address Offset: 3Ch                      Attributes: R/W  
Default Value: 00h                      Size: 8 bits

Bit	Description
7:0	<b>Interrupt Line (INT_LN)</b> — R/W. This data is not used by the PCH. It is to communicate to software the interrupt line that the interrupt pin is connected



### 26.1.17 INT\_PN—Interrupt Pin Register (MS SMBus—D17:F1/F2/F3)

Address Offset: 3Dh    Attributes:                          RO  
Default Value:   See description                                  Size:                                  8 bits

Bit	Description
7:0	<b>Interrupt PIN (INT_PN)</b> — RO. This reflects the value of which interrupt pin the function uses. 1h = INTA# 2h = INTB# (Default for D17:F1) 3h = INTC# (Default for D17:F2) 4h = INTD# (Default for D17:F3) Others = Reserved.

### 26.1.18 HOSTC—Host Configuration Register (MS SMBus—D17:F1/F2/F3)


Address Offset: 40h    Attribute:                          R/W, RO  
Default Value:  00h    Size:                                  8 bits

Bit	Description
7:4	Reserved
3	<b>Soft SMBus Reset (SSRESET)</b> — R/W. 0 = The HW will reset this bit to 0 when SMBus reset operation is completed. 1 = The SMBus state machine and logic in the PCH is reset.
2	<b>I<sup>2</sup>C_EN</b> — R/W. 0 = SMBus behavior. 1 = The PCH is enabled to communicate with I <sup>2</sup> C devices. This will change the formatting of some commands.
1	<b>SMB_SMI_EN</b> — RO. This feature is not supported for MS SMBus controllers.
0	<b>SMBus Host Enable (HST_EN)</b> — R/W. 0 = Disable the SMBus controller. 1 = Enable. The SMB controller interface is enabled to execute commands. The INTREN bit (offset SMB_BASE + 02h, bit 0) needs to be enabled for the SMB controller to interrupt or SMI#. Note that the SMB controller will not respond to any new requests until all interrupt requests have been cleared.

### 26.1.19 CLIST—PCI Express Capabilities List Register (MS SMBus—D17:F1/F2/F3)

Address Offset: 90–91h    Attribute:                          R/WL, RO  
Default Value:  CC10h    Size:                                  16 bits

Bit	Description
15:8	<b>Next Pointer (NP)</b> — R/WL. Contains the offset of the next item in the capabilities list. (PMCAPLST)
7:0	<b>Capability ID (CID)</b> — RO. Indicates this is a PCI Express capability.



## 26.1.20 XCAP—PCI Express Capabilities Register (MS SMBus—D17:F1/F2/F3)

Address Offset: 92–93h                                    Attribute:                    RO  
 Default Value: 0092h                                    Size:                         16 bits

Bit	Description
15:14	Reserved
13:9	<b>Interrupt Message Number (IMN)</b> — RO. This field indicates the interrupt message number that is generated from the PCI Express port. When there is more than one MSI interrupt number, this register is required to contain the offset between the base Message Data and the MSI Message that is generated when the status bits in the slot status register or root port status registers are set. The chipset is required to update this field if the number of MSI messages change.
8	<b>Slot Implemented (SI)</b> — RO. Indicates the PCI Express link associated with this port is connected to a slot. Indicates no slot is connected to this port.
7:4	<b>Device / Port Type (DT)</b> — RO. Indicates this is a PCI Express* root port. Root Complex Integrated Endpoint
3:0	<b>Capability Version (CV)</b> — RO. Indicates PCI Express 2.0.

## 26.1.21 DCAP—Device Capabilities Register (MS SMBus—D17:F1/F2/F3)

Address Offset: 94–97h                                    Attribute:                    RO  
 Default Value: 00008FC0h                                    Size:                         32 bits

Bit	Description
31:29	Reserved
28	<b>Function Level Reset Capability (FLR)</b> — RO. This field when set indicates this function supports optional function Level Reset mechanism. This field applies to Endpoints only. For all other function types this bit must be hardwired to 0b.
27:26	<b>Captured Slot Power Limit Scale (CSPS)</b> — RO. In combination with the Slot Power Limit value (bits[25:18], this field specifies the upper limit of the power supplied by slot. The power limit (in Watts) is calculated by multiplying the value in this field by the value in the Slot Power Limit Value field. This value is set by the Set_Slot_Power_Limit message.
25:18	<b>Captured Slot Power Limit Value (CSPV)</b> — RO. In combination with the Slot Power Limit Scale value (bits[27:26]), this field specifies the upper limit of the power supplied by slot. The power limit (in Watts) is calculated by multiplying the value in this field by the value in the Slot Power Limit Scale field. This value is set by the Set_Slot_Power_Limit message.
17:16	Reserved
15	<b>Role Based Error Reporting (RBER)</b> — RO. Indicates that this device implements the functionality defined in the Error Reporting ECN as required by the PCI Express 2.0 specification.
14:12	Reserved
11:9	<b>Endpoint L1 Acceptable Latency (E1AL)</b> — RO. This field is reserved with a setting of 111b for devices other than Endpoints, per the PCI Express 2.0 Spec.
8:6	<b>Endpoint L0 Acceptable Latency (EOAL)</b> — RO. This field is reserved with a setting of 111b for devices other than Endpoints, per the PCI Express 2.0 Spec.
5	<b>Extended Tag Field Supported (ETFS)</b> — RO. Indicates that 5-bit tag fields are supported.
4:3	<b>Phantom Functions Supported (PFS)</b> — RO. No phantom functions supported.
2:0	<b>Max Payload Size Supported (MPS)</b> — RO. Only a maximum payload size of 128B is supported.



### 26.1.22 DCTL—Device Control Register (MS SMBus—D17:F1/F2/F3)

Address Offset: 98h–99h  
Default Value: 0000h

Attribute: R/W, RO  
Size: 16 bits

Bit	Description
15	Reserved
14:12	<b>Max Read Request Size (MRRS)</b> — RO. This field sets the maximum Read Requests size for the function as a requester. The Function must not generate read requests with size exceeding the set value. 000b: 128 bytes maximum Read Request size
11	<b>Enable No Snoop (ENS)</b> — RO. Hardware to 0. The root port will never issue non-snoop requests.
10	<b>Aux Power PM Enable (APME)</b> — RO. Not supported.
9	<b>Phantom Functions Enable (PFE)</b> — RO. Hardware to 0.
8	<b>Extended Tag Field Enable (ETFE)</b> — RO. Hardware to 0.
7:5	<b>Max Payload Size (MPS)</b> — R/W. As a receiver, the function must handle TLPs as large as the set value and. As a Transmitter, the function must not generate TLPs exceeding the set value. 000b: 128 bytes maximum payload size
4	<b>Enable Relaxed Ordering (ERO)</b> — RO. Hardware to 0.
3	<b>Unsupported Request Reporting Enable (URE)</b> — R/W. This bit controls the enabling of ERR_CORR, ERR_NONFATAL or ERR_FATAL messages on PCI Express for reporting “Unsupported Request” errors.
2	<b>Fatal Error Reporting Enable (FEE)</b> — R/W. When this bit is set, generation of the ERR_FATAL message is enabled.
1	<b>Non-Fatal Error Reporting Enable (NFE)</b> — R/W. When this bit is set, generation of the ERR_NONFATAL message is enabled.
0	<b>Correctable Error Reporting Enable (CEE)</b> — R/W. When this bit is set, generation of the ERR_CORR message is enabled.

### 26.1.23 DSTS—Device Status Register (MS SMBus—D17:F1/F2/F3)

Address Offset: 9Ah–9Bh  
Default Value: 0000h

Attribute: R/WC, RO  
Size: 16 bits

Bit	Description
15:6	<b>Reserved Zero.</b> Software must always write a 0 to these bits.
5	<b>Transactions Pending (TP)</b> — RO. Hardware to 0.
4	<b>AUX Power Detected (APD)</b> — RO. AUX power is not supported.
3	<b>Unsupported Request Detected (URD)</b> — R/WC. This bit indicates that this function received an unsupported request from PCI Express link. Errors are logged in this register regardless of whether error reporting is enabled or not in the Device Control register.
2	<b>Fatal Error Detected (FED)</b> — R/WC. This bit indicates that this function has detected a Fatal error. Errors are logged in this register regardless of whether error reporting is enabled or not in the Device Control register.
1	<b>Non-Fatal Error Detected (NFED)</b> — R/WC. This bit indicates that this function has detected a Non-Fatal error. Errors are logged in this register regardless of whether error reporting is enabled or not in the Device Control register.
0	<b>Correctable Error Detected (CED)</b> — R/WC. This bit indicates that this function has detected a Correctable error. Errors are logged in this register regardless of whether error reporting is enabled or not in the Device Control register.



### 26.1.24 LCAP—Link Capabilities Register (MS SMBus—D17:F1/F2/F3)

Address Offset: 9Ch-9Fh                      Attribute: RO  
 Default Value: 00000000h                  Size: 32 bits

Bit	Description
31:24	<b>Port Number (PN)</b> — RO. This field indicates the PCI Express port number assigned to this link.
23:22	Reserved
21	<b>Link Bandwidth Notification Capability (LBNC)</b> — RO. Indicate if this port supports Link Bandwidth Notification status and interrupt mechanisms.
20	<b>Link Active Reporting Capable (LARC)</b> — RO. Indicate if this port supports the optional capability of reporting the DL_Active state of the Data Link Control and Management State Machine.
19:18	Reserved
17:15	<b>L1 Exit Latency (L1EL)</b> — RO. This field indicates the L1 exit latency for the given PCI-Express Link. It indicates the length of time this port requires to complete transition from L1 to L0. 000b = Less than 1 us 001b = 1 us to less than 2 us 010b = 2 us to less than 4 us 011b = 4 us to less than 8 us 100b = 8 us to less than 16 us 101b = 16 us to less than 32 us 110b = 32 us to less than 64 us 111b = more than 64 us
14:12	<b>L0s Exit Latency (LOEL)</b> — RO. This field indicates the L0s exit latency for the given PCI-Express Link. It indicates the length of time this port requires to complete transition from L0s to L0. 000b: Less than 64ns 001b: 64 ns to less than 128 ns 010b: 128 ns to less than 256 ns 011b: 256 ns to less than 1 us 101b: 1 us to less than 2 us 110b: 2 us to less than 4 us 111b: More than 4 us
11:10	<b>Active State Power Management Support (APMS)</b> — RO. This field indicates the level of ASPM supported on the given PCI Express Link. 00b: Reserved 01b: L0s Entry Supported 10b: Reserved 11b: L0s and L1 Supported
9:4	<b>Maximum Link Width (MLW)</b> — RO. This field indicates the maximum link width implemented by the given PCI Express Link. 00h: Reserved 01h: x1 02h: x2 04h: x4 08h: x8 10h: x16 Others: Reserved.
3:0	<b>Maximum Link Speed (MLS)</b> — RO. 0001b = indicates the link speed is 2.5 Gb/s 0010b = 5.0 Gb/s and 2.5Gb/s link speeds supported Others: Reserved.





### 26.1.25 LCTL—Link Control Register (MS SMBus—D17:F1/F2/F3)

Address Offset: A0h–A1h                      Attribute:                      R/W, RO  
 Default Value: 0040h                      Size:                      16 bits

Bit	Description
15:12	Reserved
11	<b>Link Autonomous Bandwidth Interrupt Enable (LABIE)</b> — RO. Hardware to 0. Indicate that Link Autonomous Bandwidth Status is not applicable.
10	<b>Link Bandwidth Management Interrupt Enable (LBMIE)</b> — RO. Hardware to 0. Indicate that Link Bandwidth Management Status is not applicable.
9	<b>Hardware Autonomous Width Disable</b> — RO. Hardware to 0. Hardware never attempts to change the link width except when attempting to correct unreliable Link operation. When set, this bit disables hardware from changing the Link Width for reasons other than attempting to correct unreliable Link operation by reducing Link width.
8	Reserved
7	<b>Extended Synch (ES)</b> — R/W. 0 = Extended synch disabled. <b>(Default)</b> 1 = Forces extended transmission of FTS ordered sets in FTS and an extra TS1 at exit from L1 prior to entering L0.
6	<b>Common Clock Configuration (CCC)</b> — R/W. 0 = The this component and the component at the opposite end of this link are not using a common reference clock. 1 = The this component and the component at the opposite end of this link are operating with a distributed common reference clock. <b>(Default)</b>
5	<b>Retrain Link (RL)</b> — RO. 0 = This bit always returns 0 when read. 1 = Root port will train its downstream link.
4	<b>Link Disable (LD)</b> — RO. 0 = Link enabled. 1 = The root port will disable the link.
3	<b>Read Completion Boundary Control (RCBC)</b> — RO. Hardwire to 0. Indicates the read completion boundary is 64 bytes.
2	Reserved
1:0	<b>Active State Link PM Control (APMC)</b> — R/W. Indicates whether the root port should enter L0s or L1 or both. 00 = Disabled 01 = L0s Entry Enabled 10 = L1 Entry Enabled 11 = L0s and L1 Entry Enabled

### 26.1.26 LSTS—Link Status Register (MS SMBus—D17:F1/F2/F3)

Address Offset: A2h–A3h                      Attribute:                      RO  
 Default Value: 1011h                      Size:                      16 bits

Bit	Description
15:14	Reserved
13	<b>Data Link Layer Active (DLLA)</b> — RO. Default value is 0b. 0 = Data Link Control and Management State Machine is not in the DL_Active state 1 = Data Link Control and Management State Machine is in the DL_Active state
12	<b>Slot Clock Configuration (SCC)</b> — RO. Set to 1b to indicate that the PCH uses the same reference clock as on the platform and does not generate its own clock.



Bit	Description
11	<b>Link Training (LT)</b> — RO. Hardware to 0.
10	<b>Link Training Error (LTE)</b> — RO. Not supported. Set value is 0b.
9:4	<b>Negotiated Link Width (NLW)</b> — RO. This field indicates the negotiated width of the given PCI Express link. 00 0001b: x1 ( <b>Default</b> ) 00 0010b: X2 00 0100b: x4 00 1000b: X8 01 0000b: X16 All other values are reserved.
3:0	<b>Link Speed (LS)</b> — RO. This field indicates the negotiated Link speed of the given PCI Express* link. 0001b = Link is 2.5 Gb/s ( <b>Default</b> ) 0010b = Link is 5.0 Gb/s

### 26.1.27 DCAP2—Device Capabilities 2 Register (MS SMBus—D17:F1/F2/F3)

Address Offset: B4h–B7h      Attribute: RO  
Default Value: 00000000h      Size: 32 bits

Bit	Description
31:54	Reserved
5	<b>Alternative RID Interpretation Capable (ARI)</b> — RO. Indicating that the switch downstream or root port supports this capability. Must be 0b for all other types of functions.
4	<b>Completion Timeout Disable Supported (CTDS)</b> — RO. Not supported.
3:0	<b>Completion Timeout Ranges Supported (CTRS)</b> — RO. This field indicates device support for the optional Completion Timeout programmability mechanism. This mechanism allows system software to modify the Completion Timeout value. This field is hardwired to support 50us to 50ms.

### 26.1.28 DCTL2—Device Control 2 Register (MS SMBus—D17:F1/F2/F3)

Address Offset: B8h–B9h      Attribute: RO  
Default Value: 0000h      Size: 16 bits

Bit	Description
15:4	Reserved
5	<b>Alternative RID Interpretation Enable (ARIE)</b> — RO. Indicating that ARI is enabled for the downstream or root ports. Must be 0b for all other types of functions.
4	<b>Completion Timeout Disable (CTD)</b> — RO. When set to 1b, this bit disables the Completion Timeout mechanism.
3:0	<b>Completion Timeout Value (CTV)</b> — RO. This field allows system software to modify the Completion Timeout value. 0000b: 50 us to 50 ms 0001b: 50 us to 100 us 0010b: 1 ms to 10 ms 0101b: 16 ms to 55 ms 0110b: 65 ms to 210 ms 1001b: 260 ms to 900 ms 1010b: 1s to 3.5s All others are reserved.





Bit	Description
5	Reserved
4	<b>Enter Compliance (EC)</b> — RO. Software is permitted to force a Link to enter Compliance mode at the speed indicated in the Target Link Speed field by setting this bit to 1b in both components on a Link and then initiating a hot reset on the Link. This bit has no affect on hardware.
3:0	<b>Target Link Speed (TLS)</b> — RO. This field sets an upper limit on Link operational speed by restricting the values advertised by the upstream component in its training sequences. 0001b: 2.5 GT/s Target Link Speed 0010b: 5.0 GT/s and 2.5 GT/s Target Link Speeds Others: Reserved

### 26.1.32 LSTS2—Link Status 2 Register (MS SMBus—D17:F1/F2/F3)

Address Offset: C2h–C3h                      Attribute:                      RO  
Default Value: 0000h                      Size:                      16 bits

Bit	Description
15:1	Reserved
0	<b>Current De-emphasis Level (CDL)</b> — RO. When the Link is operating at 5 GT/s speed, this bit reflects the level of de-emphasis. Encodings: 0 = -6 dB 1 = -3.5 dB The value in this bit is undefined when the Link is operating at 2.5 GT/s speed.

### 26.1.33 PMCAPLST—Power Management Capability List Register (MS SMBus—D17:F1/F2/F3)


Address Offset: CCh–CDh                      Attribute:                      R/WL, RO  
Default Value: D401h                      Size:                      16 bits

Bit	Description
15:8	<b>Next Capability (NEXT)</b> — RO. Contains the offset of the next item in the capabilities list.(MSICAPLST)
7:0	<b>Capability Identifier (CID)</b> — RO. Value of 01h indicates this is a PCI power management capability.

### 26.1.34 PMCAP—PCI Power Management Capabilities Register (MS SMBus—D17:F1/F2/F3)

Address Offset: CEh–CFh                      Attribute:                      RO  
Default Value: 0003h                      Size:                      16 bits

Bit	Description
15:11	<b>PME_Support (PMES)</b> — RO. For a device Function, this 5-bit field indicates the power states in which the Function may generate a PME. The value of 00h implies that this device does not generate PME events.
10	<b>D2_Support (D2S)</b> — RO. The D2 state is not supported.
9	<b>D1_Support (D1S)</b> — RO The D1 state is not supported.



Bit	Description
8:6	<b>Aux_Current (AC)</b> — RO. Auxiliary power is not supported.
5	<b>Device Specific Initialization (DSI)</b> — RO. Device-specific initialization is not required when transitions to D0 from D3hot state. This bit is zero.
4	Reserved
3	<b>PME Clock (PMEC)</b> — RO. Hardware to 0.
2:0	<b>Version (VS)</b> — RO. Indicates support for Revision 1.2 of the <i>PCI Power Management Specification</i> .

### 26.1.35 PMCS—PCI Power Management Control and Status Register (MS SMBus—D17:F1/F2/F3)

Address Offset: D0h–D1h                      Attribute: R/WC, RO  
 Default Value: 0008h                      Size: 16 bits

Bit	Description
15	<b>PME Status (PMES)</b> — R/WC. Indicates a PME was received on the downstream link.
14:9	Reserved
8	<b>PME Enable (PMEE)</b> — R/W. Gates assertion of the PME message.
7:4	Reserved
3	<b>No_Soft_Reset (NRS)</b> — RO. When set to 1b, this bit indicates that devices transitions from D3hot to D0 because of Power State command do not perform an internal reset. Configuration Context is preserved. Upon transition from the D3hot to the D0 Initialized state, no additional operating system intervention is required to preserve Configuration Context beyond writing the Power State bits.
2	Reserved
1:0	<b>Power State (PS)</b> — R/W. This field is used both to determine the current power state of the root port and to set a new power state. The values are: 00b = D0 state 11b = D3 <sub>HOT</sub> state  <b>Note:</b> When in the D3 <sub>HOT</sub> state, the controller’s configuration space is available, but the I/O and memory spaces are not. Type 1 configuration cycles are also not accepted. Interrupts are not required to be blocked as software will disable interrupts prior to placing the port into D3 <sub>HOT</sub> . If software attempts to write a '10' or '01' to these bits, the write will be ignored.

### 26.1.36 Message Signaled Interrupt Identifiers Register (MS SMBus—D17:F1/F2/F3)

Address Offset: D4h–D5h                      Attribute: R/WL, RO  
 Default Value: 0005h                      Size: 16 bits

Bit	Description
15:8	<b>Next Pointer (NEXT)</b> — R/WL. Contains the offset of the next item in the capabilities list. A null value is used to indicate that this is the last capability.
7:0	<b>Capability ID (CID)</b> — RO. Capabilities ID indicates MSI.



### 26.1.37 Message Signaled Interrupt Message Control Register (MS SMBus—D17:F1/F2/F3)

Address Offset: D6–D7h                      Attribute:                      R/W, RO  
Default Value: 0000h                      Size:                      16 bits

Bit	Description
15:8	Reserved
7	<b>64 Bit Address Capable (C64)</b> — RO. Capable of generating a 32-bit message only.
6:4	<b>Multiple Message Enable (MME)</b> — R/W. These bits are R/W for software compatibility, but only one message is ever sent by the root port.
3:1	<b>Multiple Message Capable (MMC)</b> — RO. Only one message is supported.
0	<b>MSI Enable (MSIE)</b> — R/W. 0 = MSI is disabled. 1 = MSI is enabled and traditional interrupt pins are not used to generate interrupts.

### 26.1.38 Message Signaled Interrupt Message Address Register (MS SMBus—D17:F1/F2/F3)

Address Offset: D8h–DBh                      Attribute:                      R/W  
Default Value: 00000000h                      Size:                      32 bits

Bit	Description
31:2	<b>Address (ADDR)</b> — R/W. Message address specified by the system, always DWORD aligned.
1:0	Reserved

### 26.1.39 Message Signaled Interrupt Message Data Register (MS SMBus—D17:F1/F2/F3)

Address Offset: DCh–DDh                      Attribute:                      R/W  
Default Value: 0000h                      Size:                      16 bits

Bit	Description
15:0	<b>Data (DATA)</b> — R/W. This 16-bit field is programmed by system software if MSI is enabled. Its content is driven onto the lower word (PCI AD[15:0]) during the data phase of the MSI memory write transaction.



### 26.1.40 Personality Lock Key Control Register (MS SMBus—D17:F1/F2/F3)

Address Offset: E8h–E9h                      Attribute: R/WL  
 Default Value: 0000h                      Size: 16 bits  
 Lockable: Yes                              Power Well: Core

Bit	Description
15:1	Reserved
0	<p><b>Capability Lock (CL)</b> — R/WL.            Lock key bit for all R/WL bits (capabilities, next capability pointer, SSID/SVID, slot register, etc) bits for the function.            1b: Lock            0b: Unlocked  <b>Note:</b> This bit is self-locking. Once this bit is set to a 1b, this key bit can not be unlocked. Writing a 0b has no affect on this bit.</p>

### 26.1.41 UES—Uncorrectable Error Status Register (MS SMBus—D17:F1/F2/F3)

Address Offset: 110h–113h                      Attribute: R/WC, RO  
 Default Value: 0000000000x0x00x00x0000000x0000bSize:32 bits

Bit	Description
31:23	Reserved
22	<p><b>Uncorrectable Internal Error (UIE)</b> — R/WC.            This bit is set whenever a uncorrectable internal error is detected.</p>
21	Reserved
20	<p><b>Unsupported Request Error Status (URE)</b> — R/WC. Indicates an unsupported request was received.</p>
19	Reserved
18	<p><b>Malformed TLP Status (MT)</b> — R/WC. Indicates a malformed TLP was received.</p>
17	Reserved
16	<p><b>Unexpected Completion Status (UC)</b> — R/WC. Indicates an unexpected completion was received. This bit will never be set for the SMBus function.</p>
15	<p><b>Completion Abort Status (CA)</b> — R/WC. Indicates a completer abort was received.</p>
14	<p><b>Completion Timeout Status (CT)</b> — RO. Not supported.</p>
13	<p><b>Flow Control Protocol Error Status (FCPE)</b> — RO. Flow Control Protocol Errors not supported.</p>
12	<p><b>Poisoned TLP Status (PT)</b> — R/WC. Indicates a poisoned TLP was received.</p>
11:5	Reserved
4	<p><b>Data Link Protocol Error Status (DLPE)</b> — RO. Indicates a data link protocol error occurred.</p>
3:0	Reserved



## 26.1.42 UEM—Uncorrectable Error Mask Register (MS SMBus—D17:F1/F2/F3)

Address Offset: 114h-117h  
Default Value: 00000000h

Attribute: R/W, R/WO, RO  
Size: 32 bits

Bit	Description
31:21	Reserved
20	<b>Unsupported Request Error Mask (URE)</b> — R/W. 0 = The corresponding error in the UES register is enabled. 1 = The corresponding error in the UES register is masked.
19	<b>ECRC Error Mask (EE)</b> — RO. Not supported.
18	<b>Malformed TLP Mask (MT)</b> — R/W. 0 = The corresponding error in the UES register is enabled. 1 = The corresponding error in the UES register is masked.
17	<b>Receiver Overflow Mask (RO)</b> — RO. Not supported.
16	<b>Unexpected Completion Mask (UC)</b> — R/WO. 0 = The corresponding error in the UES register is enabled. 1 = The corresponding error in the UES register is masked.
15	<b>Completion Abort Mask (CA)</b> — R/WO 0 = The corresponding error in the UES register is enabled. 1 = The corresponding error in the UES register is masked.
14	<b>Completion Timeout Mask (CT)</b> — R/WO. Not supported.
13	<b>Flow Control Protocol Error Mask (FCPE)</b> — RO. Not supported.
12	<b>Poisoned TLP Mask (PT)</b> — R/W. 0 = The corresponding error in the UES register is enabled. 1 = The corresponding error in the UES register is masked.
11:5	Reserved
4	<b>Data Link Protocol Error Mask (DLPE)</b> — RO. Not supported.
3:1	Reserved
0	<b>Training Error Mask (TE)</b> — RO. Not supported





## 26.2 MS SMBus I/O and Memory Mapped I/O Registers

The MS SMBus registers (see Table 18-2) can be accessed through I/O BAR or Memory BAR registers in PCI configuration space. The offsets are the same for both I/O and Memory Mapped I/O registers.

**Table 26-2. MS SMBus I/O and Memory Mapped I/O Register Address Map**

SMB_BASE + Offset	Mnemonic	Register Name	Default	Attribute
00h	HST_STS	Host Status	00h	R/WC, RO
02h	HST_CNT	Host Control	00h	R/W, WO
03h	HST_CMD	Host Command	00h	R/W
04h	XMIT_SLVA	Transmit Slave Address	00h	R/W
05h	HST_D0	Host Data 0	00h	R/W
06h	HST_D1	Host Data 1	00h	R/W
07h	HOST_BLOCK_DB	Host Block Data	00h	R/W
08h	PEC	Packet Error Check Data	00h	R/W
0Ch	AUX_STS	Auxiliary Status	00h	R/WC
0Dh	AUX_CTL	Auxiliary Control	00h	R/W
0Fh	SMBus_PIN_CTL	SMBus Pin Control	See register description	R/W, RO

### 26.2.1 HST\_STS—Host Status Register (MS SMBus—D17:F1/F2/F3)

Register Offset: SMB\_BASE + 00h      Attribute: R/WC, RO  
 Default Value: 00h      Size: 8-bits

All status bits are set by hardware and cleared by the software writing a one to the particular bit position. Writing a 0 to any bit position has no effect.

Bit	Description
7	<p><b>Byte Done Status (DS)</b> — R/WC.            0 = Software can clear this by writing a 1 to it.            1 = SMB controller received a byte (for Block Read commands) or if it has completed transmission of a byte (for Block Write commands) when the 32-byte buffer is not being used. Note that this bit will be set, even on the last byte of the transfer. This bit is not set when transmission is due to the LAN interface heartbeat.            This bit has no meaning for block transfers when the 32-byte buffer is enabled.</p> <p><b>Note:</b> When the last byte of a block message is received, the SMB controller will set this bit. However, it will not immediately set the INTR bit (bit 1 in this register). When the interrupt handler clears the DS bit, the message is considered complete, and the SMB controller will then set the INTR bit (and generate another interrupt). Thus, for a block message of n bytes, the PCH will generate n+1 interrupts. The interrupt handler needs to be implemented to handle these cases. When not using the 32 Byte Buffer, hardware will drive the SMBCLK signal low when the DS bit is set until SW clears the bit. This includes the last byte of a transfer. Software must clear the DS bit before it can clear the BUSY bit.</p>
6	<p><b>INUSE_STS</b> — RO. This SMBus controller does not support multiple independent software thread to use PCH's SMBus logic.</p>
5	<p><b>SMBALERT_STS</b> — RO. No SMBALERT# of MS SMBus controller.</p>
4	<p><b>FAILED</b> — R/WC.            0 = Software clears this bit by writing a 1 to it.            1 = The source of the interrupt or SMI# was a failed bus transaction. This bit is set in response to the KILL bit being set to terminate the SMB transaction.</p>



Bit	Description
3	<b>BUS_ERR</b> — R/WC. 0 = Software clears this bit by writing a 1 to it. 1 = The source of the interrupt of SMI# was a transaction collision.
2	<b>DEV_ERR</b> — R/WC. 0 = Software clears this bit by writing a 1 to it. The PCH will then de-assert the interrupt or SMI#. 1 = The source of the interrupt or SMI# was due to one of the following: <ul style="list-style-type: none"> <li>•Invalid Command Field,</li> <li>•Unclaimed Cycle (SMB initiated),</li> <li>•SMB Device Time-out Error.</li> </ul>
1	<b>INTR</b> — R/WC. This bit can only be set by termination of a command. INTR is not dependent on the INTREN bit (offset SMB_BASE + 02h, bit 0) of the SMB controller register (offset 02h). It is only dependent on the termination of the command. If the INTREN bit is not set, then the INTR bit will be set, although the interrupt will not be generated. Software can poll the INTR bit in this non-interrupt case. 0 = Software clears this bit by writing a 1 to it. The PCH then de-asserts the interrupt or SMI#. 1 = The source of the interrupt or SMI# was the successful completion of its last command.
0	<b>HOST_BUSY</b> — R/WC. 0 = Cleared by the PCH when the current transaction is completed. 1 = Indicates that the PCH is running a command from the SMB interface. No SMB registers should be accessed while this bit is set, except the BLOCK DATA BYTE Register. The BLOCK DATA BYTE Register can be accessed when this bit is set only when the SMB_CMD bits in the SMB Control Register are programmed for Block command or I <sup>2</sup> C Read command. This is necessary in order to check the DONE_STS bit.

### 26.2.2 HST\_CNT—Host Control Register (MS SMBus—D17:F1/F2/F3)

Register Offset: SMB\_BASE + 02h                      Attribute:                      R/W, WO  
Default Value: 00h    Size:                                      8-bits

**Note:** A read to this register will clear the byte pointer of the 32-byte buffer.

Bit	Description
7	<b>PEC_EN</b> — R/W. 0 = SMBus host controller does not perform the transaction with the PEC phase appended. 1 = Causes the host controller to perform the SMBus transaction with the Packet Error Checking phase appended. For writes, the value of the PEC byte is transferred from the PEC Register. For reads, the PEC byte is loaded in to the PEC Register. This bit must be written prior to the write in which the <b>START</b> bit is set.
6	<b>START</b> — WO. 0 = This bit will always return 0 on reads. The HOST_BUSY bit in the Host Status register (offset 00h) can be used to identify when the PCH has finished the command. 1 = Writing a 1 to this bit initiates the command described in the SMB_CMD field. All registers should be setup prior to writing a 1 to this bit position.
5	<b>LAST_BYTE</b> — WO. This bit is used for Block Read commands. 1 = Software sets this bit to indicate that the next byte will be the last byte to be received for the block. This causes the PCH to send a NACK (instead of an ACK) after receiving the last byte.  <b>Note:</b> Once the SECOND_TO_STS bit in TCO2_STS register (D31:F0, TCOBASE+6h, bit 1) is set, the LAST_BYTE bit also gets set. While the SECOND_TO_STS bit is set, the LAST_BYTE bit cannot be cleared. This prevents the PCH from running some of the SMBus commands (Block Read/Write, I <sup>2</sup> C Read, Block I <sup>2</sup> C Write).



Bit	Description
4:2	<p><b>SMB_CMD</b> — R/W. The bit encoding below indicates which command the PCH is to perform. If enabled, the PCH will generate an interrupt or SMI# when the command has completed. If the value is for a non-supported or reserved command, the PCH will set the device error (DEV_ERR) status bit (offset SMB_BASE + 00h, bit 2) and generate an interrupt when the START bit is set. The PCH will perform no command, and will not operate until DEV_ERR is cleared.</p> <p>000 = <b>Quick</b>: The slave address and read/write value (bit 0) are stored in the transmit slave address register.</p> <p>001 = <b>Byte</b>: This command uses the transmit slave address and command registers. Bit 0 of the slave address register determines if this is a read or write command.</p> <p>010 = <b>Byte Data</b>: This command uses the transmit slave address, command, and DATA0 registers. Bit 0 of the slave address register determines if this is a read or write command. If it is a read, the DATA0 register will contain the read data.</p> <p>011 = <b>Word Data</b>: This command uses the transmit slave address, command, DATA0 and DATA1 registers. Bit 0 of the slave address register determines if this is a read or write command. If it is a read, after the command completes, the DATA0 and DATA1 registers will contain the read data.</p> <p>100 = <b>Process Call</b>: This command uses the transmit slave address, command, DATA0 and DATA1 registers. Bit 0 of the slave address register determines if this is a read or write command. After the command completes, the DATA0 and DATA1 registers will contain the read data.</p> <p>101 = <b>Block</b>: This command uses the transmit slave address, command, DATA0 registers, and the Block Data Byte register. For block write, the count is stored in the DATA0 register and indicates how many bytes of data will be transferred. For block reads, the count is received and stored in the DATA0 register. Bit 0 of the slave address register selects if this is a read or write command. For writes, data is retrieved from the first n (where n is equal to the specified count) addresses of the SRAM array. For reads, the data is stored in the Block Data Byte register.</p> <p>110 = <b>I<sup>2</sup>C Read</b>: This command uses the transmit slave address, command, DATA0, DATA1 registers, and the Block Data Byte register. The read data is stored in the Block Data Byte register. The PCH continues reading data until the NAK is received.</p> <p>111 = <b>Block Process</b>: This command uses the transmit slave address, command, DATA0 and the Block Data Byte register. For block write, the count is stored in the DATA0 register and indicates how many bytes of data will be transferred. For block read, the count is received and stored in the DATA0 register. Bit 0 of the slave address register always indicate a write command. For writes, data is retrieved from the first m (where m is equal to the specified count) addresses of the SRAM array. For reads, the data is stored in the Block Data Byte register.</p> <p><b>Note:</b> E32B bit in the Auxiliary Control register must be set for this command to work.</p>
1	<p><b>KILL</b> — R/W.</p> <p>0 = Normal SMBus host controller functionality.</p> <p>1 = Kills the current host transaction taking place, sets the FAILED status bit, and asserts the interrupt (or SMI#). This bit, once set, must be cleared by software to allow the SMBus host controller to function normally.</p>
0	<p><b>INTREN</b> — R/W.</p> <p>0 = Disable.</p> <p>1 = Enable the generation of an interrupt or SMI# upon the completion of the command.</p>

### 26.2.3 HST\_CMD—Host Command Register (MS SMBus—D17:F1/F2/F3)

Register Offset: SMB\_BASE + 03h      Attribute: R/W  
 Default Value: 00h      Size: 8 bits

Bit	Description
7:0	This 8-bit field is transmitted by the host controller in the command field of the SMBus protocol during the execution of any command.



### 26.2.4 XMIT\_SLVA—Transmit Slave Address Register (MS SMBus—D17:F1/F2/F3)

Register Offset: SMB\_BASE + 04h      Attribute: R/W  
Default Value: 00h      Size: 8 bits

This register is transmitted by the SMB controller in the slave address field of the SMBus protocol.

Bit	Description
7:1	<b>Address</b> — R/W. This field provides a 7-bit address of the targeted slave.
0	<b>RW</b> — R/W. Direction of the SMB transfer. 0 = Write 1 = Read

### 26.2.5 HST\_D0—Host Data 0 Register (MS SMBus—D17:F1/F2/F3)

Register Offset: SMB\_BASE + 05h      Attribute: R/W  
Default Value: 00h      Size: 8 bits

Bit	Description
7:0	<b>Data0/Count</b> — R/W. This field contains the 8-bit data sent in the DATA0 field of the SMBus protocol. For block write commands, this register reflects the number of bytes to transfer. This register should be programmed to a value between 1 and 32 for block counts. A count of 0 or a count above 32 will result in unpredictable behavior. The host controller does not check or log invalid block counts.

### 26.2.6 HST\_D1—Host Data 1 Register (MS SMBus—D17:F1/F2/F3)

Register Offset: SMB\_BASE + 06h      Attribute: R/W  
Default Value: 00h      Size: 8 bits

Bit	Description
7:0	<b>Data1</b> — R/W. This 8-bit register is transmitted in the DATA1 field of the SMBus protocol during the execution of any command.



## 26.2.7 Host\_BLOCK\_DB—Host Block Data Register (MS SMBus—D17:F1/F2/F3)

Register Offset: SMB\_BASE + 07h      Attribute: R/W  
 Default Value: 00h      Size: 8 bits

Bit	Description
7:0	<p><b>Block Data (BDTA)</b> — R/W. This is either a register, or a pointer into a 32-byte block array, depending upon whether the E32B bit is set in the Auxiliary Control register. When the E32B bit (offset SMB_BASE + 0Dh, bit 1) is cleared, this is a register containing a byte of data to be sent on a block write or read from on a block read.</p> <p>When the E32B bit is set, reads and writes to this register are used to access the 32-byte block data storage array. An internal index pointer is used to address the array, which is reset to 0 by reading the HCTL register (offset 02h). The index pointer then increments automatically upon each access to this register. The transfer of block data into (read) or out of (write) this storage array during an SMBus transaction always starts at index address 0.</p> <p>When the E2B bit is set, for writes, software will write up to 32-bytes to this register as part of the setup for the command. After the Host controller has sent the Address, Command, and Byte Count fields, it will send the bytes in the SRAM pointed to by this register.</p> <p>When the E2B bit is cleared for writes, software will place a single byte in this register. After the host controller has sent the address, command, and byte count fields, it will send the byte in this register. If there is more data to send, software will write the next series of bytes to the SRAM pointed to by this register and clear the DONE_STS bit. The controller will then send the next byte. During the time between the last byte being transmitted to the next byte being transmitted, the controller will insert wait-states on the interface.</p> <p>When the E2B bit is set for reads, after receiving the byte count into the Data0 register, the first series of data bytes go into the SRAM pointed to by this register. If the byte count has been exhausted or the 32-byte SRAM has been filled, the controller will generate an SMI# or interrupt (depending on configuration) and set the DONE_STS bit. Software will then read the data. During the time between when the last byte is read from the SRAM to when the DONE_STS bit is cleared, the controller will insert wait-states on the interface.</p>

## 26.2.8 PEC—Packet Error Check (PEC) Data Register (MBus—D17:F1/F2/F3)

Register Offset: SMB\_BASE + 08h      Attribute: R/W  
 Default Value: 00h      Size: 8 bits

Bit	Description
7:0	<p><b>PEC_DATA</b> — R/W. This 8-bit register is written with the 8-bit CRC value that is used as the SMBus PEC data prior to a write transaction. For read transactions, the PEC data is loaded from the SMBus into this register and is then read by software. Software must ensure that the INUSE_STS bit is properly maintained to avoid having this field over-written by a write transaction following a read transaction.</p>

## 26.2.9 AUX\_STS—Auxiliary Status Register (MS SMBus—D17:F1/F2/F3)

Register Offset: SMB\_BASE + 0Ch      Attribute: R/WC  
 Default Value: 00h      Size: 8 bits  
 Lockable: No      Power Well: Resume

Bit	Description
7:1	Reserved
0	<p><b>CRC Error (CRCE)</b> — R/WC.</p> <p>0 = Software clears this bit by writing a 1 to it.</p> <p>1 = This bit is set if a received message contained a CRC error. When this bit is set, the DERR bit of the host status register will also be set. This bit will be set by the controller if a software abort occurs in the middle of the CRC portion of the cycle or an abort happens after the PCH has received the final data bit transmitted by an external slave.</p>



### 26.2.10 AUX\_CTL—Auxiliary Control Register (MS SMBus—D17:F1/F2/F3)

Register Offset: SMB\_BASE + 0Dh      Attribute: R/W  
 Default Value: 00h      Size: 8 bits  
 Lockable: No      Power Well: Resume

Bit	Description
7:2	Reserved
1	<b>Enable 32-Byte Buffer (E32B)</b> — R/W. 0 = Disable. 1 = Enable. When set, the Host Block Data register is a pointer into a 32-byte buffer, as opposed to a single register. This enables the block commands to transfer or receive up to 32-bytes before the PCH generates an interrupt.
0	<b>Automatically Append CRC (AAC)</b> — R/W. 0 = The PCH will Not automatically append the CRC. 1 = The PCH will automatically append the CRC. This bit must not be changed during SMBus transactions or undetermined behavior will result. It should be programmed only once during the lifetime of the function.

### 26.2.11 MS SMBus\_PIN\_CTL—MS SMBus Pin Control Register (MS SMBus—D17:F1/F2/F3)

Register Offset: SMB\_BASE + 0Fh      Attribute: R/W, RO  
 Default Value: See below      Size: 8 bits

**Note:** This register is in the resume well and is reset by RSMRST#.

Bit	Description
7:3	Reserved
2	<b>SMBCLK_CTL</b> — R/W. 1 = The SMBCLK pin is <b>not</b> overdriven low. The other SMBus logic controls the state of the pin. 0 = The PCH drives the SMBCLK pin low, independent of what the other SMB logic would otherwise indicate for the SMBCLK pin. (Default)
1	<b>SMBDATA_CUR_STS</b> — RO. This read-only bit has a default value that is dependent on an external signal level. This pin returns the value on the SMBDATA pin. This allows software to read the current state of the pin. 0 = Low 1 = High
0	<b>SMBCLK_CUR_STS</b> — RO. This read-only bit has a default value that is dependent on an external signal level. This pin returns the value on the SMBCLK pin. This allows software to read the current state of the pin. 0 = Low 1 = High

§