

Chapter 6. Specifications

These specifications are subject to change without notice.
Please contact your sales office for the latest specifications.

6.1. Absolute Maximum Ratings

Supply Voltage	-0.3 to 7.0 V	Storage Temperature Range	-40 °C to 125 °C
Input Voltage	-0.3 V to V _{CC}	Lead Temperature (10 seconds)	300 °C
Output Voltage	-0.3 V to V _{CC}	Junction Temperature	175 °C

Figure 64. Absolute maximum ratings

6.2. Recommended Operating Conditions

PARAMETER	COMMERCIAL			UNIT
	MIN	NOM	MAX	
V _{CC} T _A	4.75 0	5.0	5.25 70	V °C

Figure 65. Recommended operating conditions

6.3. DC Specifications

Parameter		Test Conditions	Commercial		UNIT
			MIN	MAX	
V _{IH}	High-level input voltage		2.0		V
V _{IHC}	High-level input voltage for CLK only		2.0		V
V _{IL}	Low-level input voltage			0.8	V
V _{ILC}	Low-level input voltage for CLK only			0.8	V
V _{OH}	High-level output voltage	V _{CC} = MIN, I _{OH} = -1.0 mA	2.4		V
V _{OL}	Low-level output voltage	V _{CC} = MIN, I _{OL} = 4.0 mA		0.4	V
I _{LI}	Input leakage current	V _{CC} = MAX, V _{IN} = 0-V _{CC}		±10	µA
I _{LO}	Output leakage current (Output disabled)	V _{CC} = MAX, V _{IN} = 0-V _{CC}		±10	µA
I _{CC}	Standby current	V _{CC} = MAX, DC conditions TTL inputs		75	mA
I _{DD}	Switching current	V _{CC} = MAX, T _{CY} = MIN, TTL inputs		200	mA
C _{IN}	Input capacitance*	T _A = 255C		2	pF
C _{CLK}	Clock capacitance*	f = 1 MHz		4	pF
C _{OUT}	Output capacitance*	V _{CC} = 5.0 V		4	pF
*Capacitance not tested					

6.4. AC Specifications

Param.	Description	Edge	MIN	MAX	Unit	Loading	Notes
<i>Clocks</i>							
T _{MCY}	MEMCLK period		20		ns		50.0 MHz
T _{MCH}	MEMCLK high		6.6		ns		
T _{MCL}	MEMCLK low		6.6		ns		
T _{PCY}	PIXCLK period		12.5		ns		80.0 MHz
T _{PHC}	PIXCLK period (16-bit mode)		20		ns		50.0 MHz
T _{PCH}	PIXCLK high		5		ns		
T _{PCL}	PIXCLK low		5		ns		
T _{PHH}	PIXCLK high (16-bit mode)				ns		
T _{PHL}	PIXCLK low (16-bit mode)				ns		
<i>Reset Parameters</i>							
T _{RST}	Reset pulse width		175		ns		7 MEMCLKs
T _{MS}	Mode setup		10		ns		
T _{MH}	Mode hold		10		ns		
T _{REV}	Reset disabled to SE enabled		15		ns	50 pF	
<i>Host Bus Interface</i>							
T _{ACS}	Address to command setup		5		ns		
T _{ACH}	Address from command hold		5		ns		
T _{BCS}	BHEN to command setup		5		ns		
T _{BCH}	BHEN to command hold		5		ns		
T _{MRP}	MEMR pulse width		5M		ns		
T _{MWP}	MEMW pulse width		5M		ns		
T _{IRP}	IORD pulse width		5M		ns		
T _{IWP}	IOWR pulse width		5M		ns		
T _{BPW}	BALE pulse width		30		ns		
T _{ATC}	AEN valid to command		100		ns		
T _{BTC}	BALE to command		30		ns		
T _{CTA}	Command to AEN invalid		30		ns		
T _{PCS}	REFRESH to command setup		5		ns		
T _{CRH}	Command to REFRESH hold		5		ns		
T _{DCS}	Write data to command setup				ns		
T _{CTM}	Command to MISCWR– active				ns	30 pF	
T _{MTC}	MISCWR– to command inactive		20		ns	30 pF	
T _{MPW}	MISCWR– pulse width		20		ns	30 pF	
T _{AVB}	Address valid to BALE inactive				ns		

Figure 66. Switching characteristics over the operating range. (These specifications are subject to change without notice. Please contact your sales office for the latest specifications.)

6.4. AC Specifications, continued

Param.	Description	Edge	MIN	MAX	Unit	Loading	Notes
<i>Host Bus Interface, continued</i>							
T _{BAH}	BALE inactive to address hold		15		ns		
T _{CZD}	Command to ZEROWS delay				ns	30 pF	
T _{ZPW}	ZEROWS pulse width				ns	30 pF	
T _{CZI}	Command inactive to ZEROWS inactive				ns	30 pF	
T _{AVM}	Address valid to MEMCS16 active			50	ns	30 pF	
T _{AMH}	Address invalid to MEMCS16 hold		0		ns	30 pF	
T _{BED}	BUSOUT- enable delay			15	ns	30 pF	
T _{BDD}	BUSOUT- disable delay			15	ns	30 pF	
T _{CDR}	Command to DACRD-				ns	30 pF	
T _{DRC}	Command inactive to DACRD- inactive				ns	30 pF	
T _{CDW}	Command to DACWR-				ns	30 pF	
T _{DRW}	DACRD- pulse width		50		ns	30 pF	
T _{WPW}	DACWR- pulse width		50		ns	30 pF	
T _{DWC}	DACWR- to command inactive				ns	30 pF	
T _{RDH}	Read data hold		0		ns	30 pF	
T _{CAD}	Command to ACK delay				ns	30 pF	
T _{ATD}	ACK to data			0	ns	30 pF	
T _{APW}	ACK pulse width		120		ns	30 pF	
T _{CDH}	Write command inactive to data hold		0		ns		
T _{ICI}	Inter command idle time				ns		
<i>BIOS ROM, DAC</i>							
T _{CRE}	Command to ROMEN-		50		ns	30 pF	
T _{RPW}	ROMEN- pulse width		5M-4		ns	30 pF	
T _{RS}	ROMEN- data setup		10		ns	30 pF	
T _{IRW}	Inter ROMEN- width		60		ns	30 pF	
T _{RRH}	ROMEN- high to ROMA0 high		5	20	ns	30 pF	
T _{RRL}	ROMEN- high to ROMA0 low		5	20	ns	30 pF	
T _{RAD}	ROM ACK to data			50	ns	30 pF	
T _{BRV}	BHEN to ROMA0 valid		20		ns	30 pF	
T _{ARV}	Address to ROMA0 valid		20		ns	30 pF	
T _{RH}	ROMEN- data hold		5		ns	30 pF	

Figure 66, continued. Switching characteristics over the operating range. (These specifications are subject to change without notice. Please contact your sales office for the latest specifications.)

6.4. AC Specifications, continued

Param.	Description	Edge	MIN	MAX	Unit	Loading	Notes
<i>Video</i>							
T _{HS}	HSYNC output delay	VIDOUTCLK+	10	24	ns	30 pF	
T _{VS}	VSYNC output delay	VIDOUTCLK+	12	32	ns	30 pF	
T _{BK}	BLANK- output delay	VIDOUTCLK+	4	8	ns	15 pF	
T _{VOD}	VIDOUT[7..0]- output delay	VIDOUTCLK+		8	ns	15 pF	
T _{VOV}	VIDOUT[7..0]- valid	VIDOUTCLK+	3		ns	15 pF	
T _{RVD}	VIDOUTCLK rising edge to data	VIDOUTCLK+			ns	15 pF	
T _{FVD}	VIDOUTCLK falling edge to data	VIDOUTCLK+			ns	15 pF	
T _{RDI}	VIDOUTCLK rising edge to data invalid	VIDOUTCLK+			ns	15 pF	
T _{FDI}	VIDOUTCLK falling edge to data invalid	VIDOUTCLK+			ns	15 pF	
<i>VRAM Serial Read</i>							
T _{PVL}	PIXCLK to VIDOUTCLK low		3	12	ns	15 pF	
T _{PVH}	PIXCLK to VIDOUTCLK high		3	12	ns	15 pF	
T _{VOH}	VIDOUTCLK high		5		ns	15 pF	
T _{VOL}	VIDOUTCLK low		5		ns	15 pF	
T _{HVH}	VIDOUTCLK high (16-bit mode)				ns	15 pF	
T _{HVL}	VIDOUTCLK low (16-bit mode)				ns	15 pF	
T _{VSD}	VIDOUTCLK to SERCLK delay		0	1	ns	15 pF	
T _{SVS}	Serial video setup		4		ns	15 pF	
T _{SVH}	Serial video hold		0		ns	15 pF	
T _{SSE}	SERCLK to SE1B-/SE2B- valid		0		ns	50 pF 80 pF	On SE1B-/SE2B- On SERCLK
T _{SCP}	SERCLK precharge time		10		ns	80pF	
<i>Frame Buffer</i>							
T _{MRD}	MEMCLK to RASxx delay		6	21	ns	30 pF	
T _{RC}	RAS cycle time		7M		ns	30 pF	
T _{PC}	Page-mode cycle time		5M		ns	30 pF	
T _{RAS}	RAS pulse width		4M-5	4M-1	ns	30 pF	
T _{CAS}	CAS pulse width		4M-5	4M-1	ns	50 pF	
T _{RASP}	RAS page-mode pulse width			64M	ns	30 pF	
T _{CASP}	CAS page-mode pulse width		3M-5	3M-1	ns	50 pF	
T _{ASR}	Address setup to RAS		4		ns	100 pF	On address lines
T _{RAH}	Row address hold		1M-5		ns	100 pF	On address lines
T _{RCD}	RAS to CAS delay		1M+1		ns	50 pF	On CAS

Figure 66, continued. Switching characteristics over the operating range. (These specifications are subject to change without notice. Please contact your sales office for the latest specifications.)

ADVANCE DATA

January 1992

6.4. AC Specifications, continued

Param.	Description	Edge	MIN	MAX	Unit	Loading	Notes
<i>Frame Buffer, continued</i>							
T _{RP}	RAS precharge		3M+1		ns	30 pF	
T _{ASC}	Address setup to CAS		1.5		ns	100 pF	On address lines
T _{CAH}	Column address hold		2M-8		ns	100 pF	On address lines
T _{CPN}	CAS precharge, non-page-mode		3M+1		ns	50 pF	
T _{CP}	CAS precharge, page-mode		2M+1		ns	50 pF	
T _{ROE}	RAS to output enable		15	2M	ns	50 pF	On TRG01-/TRG23-
T _{COE}	CAS to output enable			1M	ns	50 pF	On TRG01-/TRG23-
T _{OEW}	Output enable pulse width		3M-2		ns	50 pF	
T _{OWP}	Output enable pulse width, page mode				ns	50 pF	
T _{CRD}	CAS to read delay, non-page mode			3M	ns	50 pF	On data lines
T _{CRV}	CAS to read valid		0		ns	50 pF	On data lines
T _{RWE}	RAS to write enable		15	2M+1	ns	50 pF	On WE[0..3]-
T _{CWE}	CAS to write enable			1M+1	ns	30 pF	On WE[0..3]-
T _{WP}	Write enable pulse width		3M-4		ns	30 pF	
T _{DWD}	Data to write delay		8		ns	50 pF	On data lines
T _{WDV}	Write to data valid		-3		ns	50 pF	On data lines
T _{PPRS}	Plane-to-plane RAS skew			3M-1	ns	30 pF	
T _{PPCS}	Plane-to-plane CAS skew			3M-1	ns	30 pF	
T _{CSR}	CAS setup time for CAS before RAS refresh cycle			typ 1M		50 pF	
T _{CHR}	CAS hold time for CAS before RAS refresh cycle			typ 6M		50 pF	
<i>Read Transfer Cycle</i>							
T _{TLS}	TR low setup		1M-8		ns	50 pF	
T _{TLH}	TR low hold		3M		ns	50 pF	
T _{DRS}	DSF to RAS setup		1M-8		ns	50 pF	
T _{DRH}	DSF to RAS hold		3M		ns	50 pF	
T _{SRS}	Split read setup		60		ns	50 pF	
T _{SRH}	Split read hold		30		ns	50 pF	
T _{TSD}	TR to first SERCLK delay		25P		ns	50 pF	P=PIXCLK period

Figure 66, continued. Switching characteristics over the operating range. (These specifications are subject to change without notice. Please contact your sales office for the latest specifications.)

6.5. Timing Diagrams




Figure 67. CPU I/O read cycle

6.5. Timing Diagrams, continued




Figure 68. CPU I/O write cycle

6.5. Timing Diagrams, continued




Figure 69. CPU memory read cycle

6.5. Timing Diagrams, continued




Figure 70. CPU memory write cycle

6.5. Timing Diagrams, continued




Figure 71. W5186 reset timing

6.5. Timing Diagrams, continued




Figure 72. 16-bit BIOS read cycle

6.5. Timing Diagrams, continued




Figure 73. Video Timing




Figure 74. VRAM serial read (8-bit mode)

6.5. Timing Diagrams, continued




Figure 75. VRAM split read transfer

6.5. Timing Diagrams, continued




Figure 76. VRAM read transfer

6.5. Timing Diagrams, continued




Figure 77. Frame buffer

6.5. Timing Diagrams, continued




Figure 78. Frame buffer refresh timing (3 RAS cycle)

6.6. Pin Configuration




Figure 79. Pin configuration for the W5186 in the 160-pin QFP package.

6.7. Physical Dimensions




Figure 80. Physical dimensions for the W5186 in the 160-pin QFP package. The coplanarity of the leads is 0.15 mm (0.006 in.) maximum

6.8. I/O Characteristics




Figure 81. AC test load for test measurement




Figure 84. Input equivalent circuits




Figure 82. Reference levels in delay measurements




Figure 85. Output equivalent circuits




Figure 83. Clock timing

ADVANCE DATA

January 1992

6.9. Physical Considerations

6.9.1. PC BOARD LAYOUT

Since the W5186 controls DRAMs directly, it is important to pay careful attention to the PC board layout. Power and ground planes are essential for good impedance control, cross-talk reduction, and to reduce ground bounce. It is vital to put the W5186 as close as possible to the memory array to reduce the ringing and undershoot caused by transmission line effects.

Be certain to provide ample capacitive decoupling: since the entire DRAM array is being driven by the W5186, decoupling is especially vital near the processor.

Pay close attention to the length of ISA bus signal traces from the ISA bus connector to the W5186 itself for best

system reliability. Signals that should be as short as possible include: MEMR-, MEMW-, IOR- and IOW-.

6.9.2. LOADING AND TERMINATION

The AC specifications listed give the maximum capacitive loading permitted on each of the output and bidirectional signals. Exceeding these will result in additional propagation delay, and may prevent the system from working properly.

The W5186 was designed to drive an unterminated memory array: do not use series damping resistors on the frame buffer memory.

6.10. Related Documents

Programming the GHA. Information on GHA programming.

W5186 BIOS Designer's Guide. Information about creating a custom (non-Phoenix) BIOS.

W5186 Video Performance. Information on determining optimum use of modes and resolutions.

6.11. Ordering Information

Package Type	Speed Grade	Temperature Range (Ambient)	Order Number
160-pin plastic QFP	80 MHz	0-70°C	W5186-80-PFP

Figure 86. Ordering information