

PC/AT-COMPATIBLE ADDRESS BUFFER

FEATURES

- Fully compatible with IBM PC/AT-type designs
- Completely performs address buffer function in IBM PC/AT-compatible systems
- Replaces several buffers, latches and other logic devices
- · Supports up to 12 MHz system clock
- Device is available as "cores" for user-specific designs
- Designed in CMOS for low power consumption


DESCRIPTION

The VL82C103A PC/AT-Compatible Address Buffer provides the system with a 16-bit address bus input from the CPU to 41 buffered drivers. The buffered drivers consist of 17 bidirectional system bus drivers, each capable of sinking 20 mA (50 'LS loads) of current and driving 200 pF of capacitance on the backplane; 16 bidirectional peripheral bus drivers, each capable of sinking 8 mA (20 'LS loads) of current; and eight memory bus drivers, also capable of sinking 8 mA of current. On-chip refresh circuitry supports both

256K-bit and 1M-bit DRAMs. The VL82C103A provides addressing for the I/O slots as well as the system.

The device is manufactured with VLSI's advanced high-performance CMOS process and is available in a JEDEC-standard 84-pin plastic leaded chip carrier (PLCC) package. The VL82C103A is part of the PC/AT-compatible chip sets available from VLSI. Please refer to the Selector Guide in the front of this manual.

BLOCK DIAGRAM




ORDER INFORMATION

Part Number	Package
VL82C103A-QC	Plastic Leaded Chip Carrier (PLCC)

Note: Operating temperature range is 0°C to +70°C.



PIN DIAGRAM





SIGNAL DESCRIPTIONS

Signal Name	Pin Number	Signal Type	Signal Description
A1-A8, A9-A16	20-13 9-2	I	CPU Address Bus Bits 1-16 - The lower 16 bits of the CPU address bits. These are multiplexed to the System Address Bus for the slots SA1-SA16, the Memory Address Bus MA0-MA7 and the Peripheral Address Bus XA1-XA16.
RAMALE	10	l	RAM Address Latch Enable - This positive edge input controls the address latch for the Memory Address bus outputs (MA0-MA7). When used with the System Controller Chip, in FASTMODE, RAMALE will open the memory address latches at the same time a –MEMR or a –MEMW is generated. If FASTMODE is not used, RAMALE is the same as ALE. The memory address latches are open when RAMALE is in the high state.
-BUSY287	11	I	Busy 287 - A busy status input that is asserted by the 80287 to indicate that it is currently executing a command.
-BHE	12	I	Bus High Enable - This is the active low input signal from the 80286 micro- processor which is used to indicate a transfer of data on the upper byte on the data bus, D8-D15.
ALE	22	I	Address Latch Enable - This positive edge input controls the address latches which hold the address during a bus cycle. ALE is not issued for a halt bus cycle. All latches are open when ALE is in the high state.
CPUHLDA	23	I	CPU Hold Acknowledge - This active high input indicates ownership of the local CPU bus. When high, this signal indicates that the CPU has three-stated its bus drivers in response to a hold request. When low, it indicates that the CPU bus drivers are active.
-DMAAEN	24	I	DMA Address Enable - This is an active low input which is active whenever an I/O device is making a DMA access to the system memory.
-REFRESH	25	1	Refresh - An active low input which is used to initiate a refresh cycle for the dynamic RAMs. It is used to clock a refresh counter which provides addresses during the refresh cycle.
-REFEN	26	I	Refresh Enable - An active low input that will be asserted when a refresh cycle is needed for the DRAMs.
ADDRSEL	27	I	Address Select - This is a multiplex select for the Memory Address Bus drivers. When ADDRSEL is low, the lower order address bits are selected. When high, the high order address bits are selected.
RESET	28	1	Reset - This active high input signal is the system reset generated from a POWERGOOD. It is synchronized to PROCCLK and used to reset the refresh counter.
-ERROR	29	I	Error - This is an active low input which indicates an error has occurred within the 80287 coprocessor.
REFBIT9	30	0	Refresh Bit 9 - This is the MSB of the refresh counter. When used with the Memory Controller chip a refresh address will be generated for 1M byte DRAMs.
-SBHE	32	VO	System Bus High Enable - This is the system I/O signal used to indicate transfer of local data on the upper byte on the local data bus, D3-D15. —SBHE is active low and will be in input mode during bus hold acknowledge.
SA0-SA16	53-50, 48-45 43-40, 38-34	0	System Address Bus Bits 0-16 - SA0 will be active only during a refresh cycle otherwise it will be three-stated (input mode).



SIGNAL DESCRIPTIONS (Cont.)

Signal Name	Pin Number	Signal Type	Signal Description
BALE	55	0	Buffered Address Latch Enable - An active high output that is used to latch valid addresses and memory decodes from the 80286. System addresses SA0-SA16 are latched on the falling edge of BALE. During a DMA cycle bale is forced active high.
MA0-MA7	57-64	0	DRAM Memory Address Bus Bits 0-7 - This 8-bit output is multiplexed using ADDRSEL to give a full 16-bit address.
XA1-XA16	83-76, 74-67	I/O	Peripheral Address Bus Bits 1-16 - These I/Os are used to control the coprocessor, keyboard, ROM memory and the DMA controllers.
-XBHE	66	1/0	Transfer Byte High Enable - This is an active low I/O used to allow the upper data byte to be transferred through the bus transceivers.
IRQ13	84	0	This is an active high output which indicates an error has occurred within the 80287 coprocessor.
VDD	1, 31, 44, 56		System Supply: 5 V
VSS	21, 33, 39, 49, 54, 65, 75		System Ground

FUNCTIONAL DESCRIPTION

The VL82C103A is part of a five chip set which together perform all of the onboard logic required to construct an IBM PC/AT-compatible system. The PC/AT-Compatible Address Buffer replaces several bus transceivers and address data latches located within the PC/AT-type system. The DRAM refresh circuitry is also located on this device.

The primary function of the Address Buffer is to multiplex the 80286 microprocessor address lines (A1-A16) to the system address bus (SA1-SA16), the peripheral address bus (XA1-XA16), and the memory address bus (MA0-MA7). This is accomplished through two sets of 16-bit wide, positive edge triggered latches and a group of data multiplexors. The two groups of latches can be seen in the block diagram of the device. One set of latches have their output enabled with CPUHLDA and are gated with ALE. This set of latches drive the SA and XA bus outputs. Another parallel set of latches are multiplexed into the MA lines and are gated with RAMALE. RAMALE is an early ALE signal which is generated

inside the System Controller chip. When FASTMODE is enabled, RAMALE becomes active as soon as a —MEMR or —MEMW signal is generated (typically one PROCCLK earlier than ALE). This allows more setup time for the address to be multiplexed to the DRAMS. If FASTMODE is not enabled, RAMALE and ALE are identical signals. If the VL82C103A is not used in conjunction with the other PC/AT-devices, RAMALE and ALE should be wired together to provide maximum PC/AT-compatibility.

The device also provides for address flow between the SA, XA, and MA buses and the -XBHE and -SBHE signals. This control flow is arbitrated with the CPUHLDA, -DMAAEN, and -REFEN inputs and is shown in Table1.

Memory addresses are multiplexed from the SA and A bus sources and are controlled via the CPUHLDA,
—REFRESH, and ADDRSEL inputs.
The mapping and control is shown in Table 2.

A 9-bit refresh counter is provided on this device. This allows support for DRAMs of up to 1M-bit in size. The refresh counter is clocked on the rising edge of the -REFRESH input. A latched register inside the counter latches in the current state of the counter on the falling edge of -REFEN and transfers this value to the internal bus which routes to the SA and MA bus outputs. The SA0 output is provided only for refresh purposes and is driven only during this time. During a refresh the SA and MA bus outputs are driven from the output of the refresh counter latch Q0-Q8. Refer to Table 3 for the mapping of the refresh counter to the bus lines.

Note that all SA bus lines are driven during a refresh cycle. ADDRSEL is not normally toggled during a refresh cycle but is shown in Table 3 for completeness of the logic implementation. The REFBIT9 signal is the Q8 output of the refresh counter. This is output to the Memory Controller chip which controls the upper MA address lines. This is required only for the refresh of 1M-bit DRAMs.



TABLE 1. INTERNAL BUS CONTROL DECODE

CPUHLDA	-DMAAEN	-REFEN	Α	SA	XA	MA	-XBHE	-SBHE
0	1	1	1	0	0	0	0	0
1	0	1	ı	0	i	0	ı	0
1	1	0	ı	0	0	0	0	I
1	1	1	I	1	0	0	0	I

I = Input Mode

TABLE 2. MEMORY ADDRESS MAPPING

М	ux Control Input	MA Bus			
CPUHLDA	HLDA -REFRESH ADDRSEL		MA7	МАО-МА6	
1	0	0	SA8	SA1-SA7	
1	0	1 S	SA16	SA9-SA15	
0	Х	0	A8	A1-A7	
0	Х	1	A16	A9-A15	

X = Don't Care

TABLE 3. REFRESH ADDRESS MAPPING


Mux	Mux Control Input			MA Bus		Bus
CPU HLDA			SA9- SA15	SA0- SA8		
1	0	0	Q0	Q1-Q7	0	Q0-Q8
1	0	1	0	0	0	Q0-Q8

AC CHARACTERISTICS: TA = 0°C to +70°C, VDD = 5 V \pm 5%, VSS = 0 V CPU MODE TIMING

Symbol	Parameter	Min	Max	Unit	Condition
t1	CPUHLDA to SA Bus from High Z to Valid Add Out		35	ns	
t2	CPUHLDA to SA Bus High Z State		35	ns	
t3	CPUHLDA to -SBHE from High Z to Valid Output		35	ns	
t4	CPUHLDA to -SBHE High Z State		35	ns	
t5	ALE to SA Bus Valid Address		40	ns	CL = 200 pF
t6	ALE to XA Bus Valid Address		40	ns	CL = 100 pF
t7	ALE to -SBHE Bus Valid Address		40	ns	CL = 150 pF

O = Output Mode






SYSTEM BUS MODE TIMING

Symbol	Parameter	Min	Max	Unit	Condition
t8	SA Bus In to XA Bus Out		40	ns	CL = 100 pF
t9	SA Bus In to MA Bus Out		40	ns	CL = 150 pF

SYSTEM BUS MODE TIMING WAVEFORM






DMA MODE TIMING

Symbol	Parameter	Min	Max	Unit	Condition
t10	-DMAAEN to XA Bus High Z State		35	ns	
t11	-DMAAEN to XA Bus from High Z to Valid Add Out		35	ns	
t12	-DMAAEN to -XBHE High Z State		35	ns	
t13	-DMAAEN to -XBHE from High Z to Valid Output		35	ns	
t14	XA Bus to SA Bus Out		40	ns	CL = 200 pF
t15	XA Bus In to MA Bus Out		40	ns	CL = 150 pF
t16	-XBHE In to -SBHE Out		40	ns	CL = 150 pF


DMA MODE TIMING WAVEFORMS





REFRESH TIMING

Symbol	Parameter	Min	Max	Unit	Condition
t17	-REFEN to XA Bus Valid Add Out		35	ns	CL = 100 pF
t18	-REFEN to SA Bus Valid Add Out		35	ns	CL = 200 pF
t19	-REFEN to MA Bus Valid Add Out		35	ns	CL = 150 pF
t20	-REFEN to SA Bus from High Z to Valid Add Out		35	ns	
t21	-REFEN to SA Bus High Z Out		35	ns	






ADDRESS TIMING

Symbol	Parameter	Min	Max	Unit	Condition
t22	ADDRSEL to MA Bus Out	6	17	ns	CL = 150 pF

Note: t22 delay may be derated by a factor of .04 ns/pF for heavier loads.


ADDRESS TIMING WAVEFORM



SETUP & HOLD TIMING

Symbol	Parameter	Min	Max	Unit	Condition
tSU23	A Bus to RAMALE and -BHE to ALE Setup Timing	10		ns	
tH24	A Bus to RAMALE and –BHE to ALE Hold Timing	10		ns	

SETUP & HOLD TIMING WAVEFORM







RAMALE, BALE & IRQ13 TIMING

Symbol	Parameter	Min	Max	Unit	Condition
t25	RAMALE to MA Bus Out		24	ns	CL = 150 pF
t26	ALE, CPUHLDA to BALE Out		25	ns	CL = 200 pF
t27	-ERROR, -BUSY287 to IRQ13 Out		25	ns	CL = 50 pF
t28	-XBHE Valid from ALE		22	ns	CL = 100 pF


RAMALE TIMING WAVEFORM




BALETIMING WAVEFORM



IRQ13 TIMING WAVEFORM




-XBHE TIMING WAVEFORM






AC TESTING - INPUT, OUTPUT WAVEFORM



AC TESTING - LOAD CIRCUIT



AC TESTING - LOAD VALUES

Test Pin	CL (pF)
32, 34-38, 40-43, 45-48, 50-53, 55	200
57-64, 66	150
67-74, 76-83	100
	75
84, 30	50





ABSOLUTE MAXIMUM RATINGS

Ambient Operating

Temperature 0°C to +70°C

Storage Temperature -65°C to +150°C

Supply Voltage to

Ground Potential -0.5 V to 7.0 V

Applied Input

Voltage

-0.5 V to +7.0 V

Power Dissipation

500 mW

Stresses above those listed may cause permanent damage to the device.
These are stress ratings only. functional operation of this device at these or any other conditions above those

indicated in this data sheet is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS: TA = 0°C to +70°C, VDD = 5 V ± 5%, VSS = 0 V

Symbol	Parameter	Min	Max	Unit	Condition
VOH	Output High Voltage	2.4		V	IOH = -3.3 mA
VOL1	Output Low Voltage		0.45	٧	IOL = 8 mA, Notes 1 & 3
VOL2	Output Low Voltage		0.45	٧	IOL = 20 mA, Notes 2 & 3
VIH	Input High Voltage	2.0	VDD + 0.5	٧	
VIL	Input Low Voltage	-0.5	0.8	٧	
VIHC	Input High Voltage	3.8	VDD + 0.5	>	ALE, RAMALE
VILC	Input Low Voltage	-0.5	0.6	٧	ALE, RAMALE
CO	Output Capacitance		8	рF	
CI	Input Capacitance		8	рF	
CIO	Input/Output Capacitance		16	pF	
ILOL	Three-state Leakage Current	-100	100	μА	
ILI	Input Leakage Current	-10	10	μА	
ICC	Power Supply Current		20	mA	

Notes: 1. Pins 57-64, 66-74, and 76-83.

- 2. Pins 32, 34-38, 40-43, 45-48, and 50-53, 55.
- 3. Output low current on all other outputs not mentioned in Note 1 or 2 have IOL (max) = 2 mA.