# **Hi-Flex AMIBIOS**

for the

## OPTi 82C495XLC

Chipset

User's Guide

Based on the 08/08/93 core AMIBIOS. Use with AMIBCP Version 2.1a. MANOP495XLC 12/2/93 © Copyright 1993 American Megatrends, Inc. All rights reserved. American Megatrends, Inc. 6145-F Northbelt Parkway Norcross, GA 30071

This publication contains proprietary information which is protected by copyright. No part of this publication may be reproduced, transcribed, stored in a retrieval system, translated into any language or computer language, or transmitted in any form whatsoever without the prior written consent of the publisher, American Megatrends, Inc.

#### **Limited Warranty**

Buyer agrees if this product proves to be defective, that American Megatrends, Inc. is only obligated to replace or refund the purchase price of this product at American Megatrend's discretion. American Megatrends shall not be liable in tort or contract for any loss or damage, direct, incidental or consequential. Please see the Warranty Registration Card shipped with this product for full warranty details.

#### **Limitations of Liability**

In no event shall American Megatrends be held liable for any loss, expenses, or damages of any kind whatsoever, whether direct, indirect, incidental, or consequential, arising from the design or use of this product or the support materials provided with the product.

#### Trademarks

American Megatrends acknowledges the following trademarks:

Intel is a registered trademark of Intel Corporation. OPTi is a registered trademark of OPTi Corporation. MS-DOS, Xenix, Microsoft Windows, Windows NT, and Microsoft are registered trademarks of Microsoft Corporation. Weitek is a registered trademark of Weitek Corporation. IBM, AT, VGA, OS/2, PS/2, and EGA are registered trademarks of International Business Machines Corporation. XT and CGA are trademarks of International Business Machines Corporation.

#### **Revision History**

12/2/93 Initial release.

## Table of Contents

Chapter 1 Introduction 1

#### Chapter 2 ADVANCED CMOS SETUP 5

#### Chapter 3 ADVANCED CHIPSET SETUP 7

AUTO Config Function 8 Hidden Refresh 9 Single ALE Enable 9 Keyboard Reset Control 9 AT BUS Clock Selection 9 Fast Decode Enable 9 Memory Read Wait State 10 Memory Write Wait State 10 Cache Read Cycle 10 Cache Write Wait State 10 Non-Cacheable Block-1 Size 10 Non-Cacheable Block-2 Size 10 Non-Cacheable Block-1 Base 11 Non-Cacheable Block-2 Base 11 Cacheable RAM Address Range 11 Video BIOS Area Cacheable 11 Internal Cache Write Policy 12

#### **Chapter 4 Power Management Setup 13**

Device-1 Timeout 13 Device-2 Timeout 14 Device-3 Timeout 14 Device-4 Timeout 15 Device-5 Timeout 15

#### Chapter 5 CMOS RAM Map 17

Extended CMOS RAM 21

#### **Chapter 6 Chipset Registers 23**

Index 25

### Preface

#### To the OEM Reader

The Hi-Flex AMIBIOS is a state of the art product which includes major engineering innovations. The Hi-Flex AMIBIOS can be easily configured by the OEM, system integrator, or VAR building systems that include the AMIBIOS through the AMIBIOS Configuration Program (AMIBCP). See the *AMIBCP User's Guide* for detailed information. This manual was written for the OEM to assist in the proper use of AMIBIOS Setup. This manual is not meant to be read by the computer owner who purchases a computer with the AMIBIOS. It is assumed that the computer manufacturer will use this manual as a sourcebook of information, and that parts of this manual will be included in the computer owner's manual. It is also assumed that the OEM, VAR, or system integrator that is reading this manual has also licensed the right to use the AMIBIOS technical documentation.

#### **Technical Support**

If an AMIBIOS fails to operate as described or you need more information, call technical support at 404-246-8600. Make sure you have the following information before calling:

- Serial number and revision number of the BIOS
- System BIOS reference number
- A clear description of the problem.

#### Acknowledgments

This manual was written and edited by Paul Narushoff and Robert Cheng. The writers gratefully acknowledge the assistance of the BIOS engineers.

#### **BIOS File**

This manual documents AMIBIOS files O495XLCE.ROM and O495XLCP.ROM.

## Introduction

This manual documents the AMIBIOS for the OPTi 82C495XLC Chipset. This chipset supports systems with the Intel 386, 486 or equivalent microprocessor, such as the Cyrix CPUs. Please see the OPTi technical documentation for additional information. The 08/08/93 core AMIBIOS used with this AMIBIOS provides many new features, including support for the power management features incorporated in the EPA Green PC specifications. See the American Megatrends Hi-Flex ISA and EISA AMIBIOS User's Guide for the 08/08/93 core AMIBIOS for additional information.

#### **OPTi 82C495XLC Chipset Features**

- supports CPUs operating at speeds of from 16 MHz to 33 MHz,
- supports write-back cache memory sizes of 32 KB, 64 KB, 128 KB, 256K, and 512 KB,

• supports up to 16 MB of onboard system RAM in various combinations of 256 KB x 9, 1 MB x 9, and 4 MB x 9 SIMMs (Single Inline Memory Modules).

Introduction, Continued

#### System BIOS

The BIOS is the basic input output system used in all IBM® PC-, XT<sup>™</sup>-, AT®-, and PS/2®- compatible computers. The Hi-Flex AMIBIOS is a high-quality example of a system BIOS.

#### **Configuration Data**

AT-Compatible systems, also called ISA (Industry Standard Architecture) systems, and EISA (Extended Industry Standard Architecture) systems must have a place to store system information when the computer is turned off. The original IBM AT had 64 bytes of non-volatile memory storage in CMOS RAM. All AT-Compatible systems have at least 64 bytes of CMOS RAM, which is usually part of the Real Time Clock and many systems have 128 bytes.

#### How Data Is Configured

The AMIBIOS provides a Setup utility in ROM that is accessed by pressing <Del> at the appropriate time during system boot. Setup is used to set configuration data in CMOS RAM.

#### **Types of AMIBIOS Setup**

Types of Setup	Description
STANDARD CMOS SETUP	Sets time, date, hard disk type, types of floppy drives, monitor type, and if keyboard is installed. These options are documented in the <i>Hi-Flex</i> <i>AMIBIOS User's Guide</i> .
ADVANCED CMOS SETUP	Sets Typematic Rate and Delay, Above 1 MB Memory Test, Memory Test Tick Sound, Hit <del> Message Display, System Boot Up Sequence, and many others. These options are documented in the <i>Hi-Flex AMIBIOS User's Guide</i>.</del>
ADVANCED CHIPSET SETUP	Sets chipset-specific options and features. The ADVANCED CHIPSET SETUP options for this AMIBIOS are described on pages through .
Peripheral Setup	Controls Peripheral-related options. Not present in

	this AMIBIOS.
Power Management Setup	Controls power conservation options. See pages through .

Features

#### **ADVANCED BIOS Features**

The ROM file for this AMIBIOS does not implement the Clock Switching, Cache Control, Turbo Switch Input Pin, or Reset Memory Controller AMIBCP options.

### **BIOS Information**

The following graphic shows the AMIBCP BIOS Information.

Features, Continued

### **BIOS Options**

The following graphic illustrates the AMIBCP BIOS Options for this AMIBIOS file.

### **Miscellaneous BIOS Features**

The following screen shows the AMIBCP Miscellaneous options for this BIOS file.

## ADVANCED CMOS SETUP

The ADVANCED CMOS SETUP screen is shown below. Press the  $\rightarrow$ ,  $\leftarrow$ ,  $\uparrow$ , and  $\downarrow$  keys to scroll through the options.

AMIBIOS SETUP PROGRAM - ADV. (C) 1993 American Megatr	ANCED CMOS SETUP ends, Inc. All rights reserved
Typematic Rate Programming : Enabled	Video ROM Shadow C000,16K: Enabled
Typematic Rate Delay (Msec): 500	Video ROM Shadow C400,16K: Enabled
Typematic Rate (Chars/Sec) : 30	Adaptor ROM Shadow C800,16K: Disabled
Above 1 MB Memory Test : Disable	d Adaptor ROM Shadow CC00,16K: Disabled
Memory Test Tick Sound : Enabled	Adaptor ROM Shadow D000,16K: Disabled
Memory Parity Error Check : Enabled	Adaptor ROM Shadow D400,16K: Disabled
Hit <del> Message Display : Enabled</del>	Adaptor ROM Shadow D800,16K: Disabled
Hard Disk Type 47 RAM Area : 0:300	Adaptor ROM Shadow DC00,16K: Disabled
Wait For <f1> If Any Error : Enabled</f1>	Adaptor ROM Shadow E000,16K: Disabled
System Boot Up Num Lock : On	Adaptor ROM Shadow E400,16K: Disabled
Weitek Processor : Absent	Adaptor ROM Shadow E800,16K: Disabled
Floppy Drive Seek At Boot : Disable	d  Adaptor ROM Shadow EC00,16K: Disabled
System Boot Up Sequence : C:,A:	System ROM Shadow F000,64K: Enabled
System Boot Up CPU Speed : High	BootSector Virus Protection: Disabled
External Cache Memory : Enabled	IDE Block Mode Transfer : Disabled
Internal Cache Memory : Enabled	IDE Standby Mode : Disabled
Turbo Switch Function : Enabled	Auto KeyLock Timeout : Disabled
Password Checking Option : Setup	1
	_L
ESC:Exit ↑→↓←:Sel (Ctrl)Pu	/Pd:Modify F1:Help F2/F3:Color
F5:Old Values F6:BIOS Setup	Defaults F7:Power-On Defaults

The following options are not shown above because they are marked *Absent* in AMIBCP:

Mouse Support Option, Numeric Processor Test, Fast Gate A20 Option, Shadow RAM Option, *(duplicates the function of the Video ROM and System ROM options),* Video ROM Shadow, and CPU Internal Clock Mode.

All of the above options are described in the *Hi-Flex AMIBIOS User's Guide*. The **Fast Gate A20 Option** is marked *Absent* in AMIBCP because it is not supported by the chipset.

#### If No Cache Memory

If there is no cache memory on the system, use AMIBCP to disable cache memory. AMIBIOS will not report that cache memory is

not present in the system.

## **Default Settings**

Every option in AMIBIOS Setup contains two default values: a power-on default and the BIOS Setup default value.

### **The Power-On Defaults**

The Power-On default settings consist of the safest set of parameters. Use them if the system is behaving erratically. They should always work but do not provide optimal system performance characteristics.

#### **BIOS Setup Defaults**

The BIOS Setup default values provide optimum performance settings for all devices and system features.

## ADVANCED CHIPSET SETUP

The ADVANCED CHIPSET SETUP screen is shown below. Press the  $\rightarrow$ ,  $\leftarrow$ ,  $\uparrow$ , and  $\downarrow$  keys to scroll through the options. See the OPTi technical documentation for additional information.

AMIBIOS SETUR (C) 1993 America	P PROGRAM - ADVANCED CHIPSET SETUP an Megatrends, Inc. All rights reserved			
AUTO Config Function	: Disabled			
Single ME Enable	· No			
Keyboard Reset Control	: Enabled			
AT BUS Clock Selection	: CLKI/6			
Fast Decode Enable	: Disabled			
Memory Read Wait State	: 2 W/S			
Memory Write Wait State :	: 3 W/S			
Cache Read Cycle	: 3-2-2-2			
Cache Write Wait State	: 1 W/S			
Non-Cacheable Block-1 Bace + 0 KP				
Non-Cacheable Block-2 Size · Disabled				
Non-Cacheable Block-2 Base : 0 KB				
Cacheable RAM Address Range: 64 MB				
Video BIOS Area Cacheable : Yes				
Internal Cache Write Policy:	: Wr-Thru			
English talessol	(Ctrl) Bu/Ed.Modify Fl:Holp F2:Color			
F5:01d Values F6:B1	IOS Setup Defaults F7:Power-On Defaults			

#### If No Cache Memory

If there is no cache memory on the system, use AMIBCP to disable cache memory. AMIBIOS will not report that cache memory is not present in the system.

### **Default Settings**

Every option in AMIBIOS Setup contains two default values: a Power-On default and the BIOS Setup default value.

#### **The Power-On Defaults**

The Power-On default settings consist of the safest set of parameters. Use them if the system is behaving erratically. They should always work but do not provide optimal system performance characteristics.

#### **BIOS Setup Defaults**

The BIOS Setup default values provide optimum performance settings for all devices and system features.

### ADVANCED CHIPSET SETUP Options

#### **Configuring ADVANCED CHIPSET SETUP Options**

You can choose the options that are included in the ADVANCED CHIPSET SETUP via AMIBCP. See the AMIBCP User's Guide for additional information.

#### **AUTO Config Function**

When enabled, this option permits AMIBIOS to automatically configure ADVANCED CHIPSET SETUP options to optimal settings, based on the CPU and motherboard frequency. The settings are *Enabled* or *Disabled*. The BIOS Setup and Power-On defaults are *Disabled*.

#### **Hidden Refresh**

If this option is enabled, system DRAM memory will be refreshed without holding the CPU. This improves system performance. This option should be disabled on 80386-based systems when memory caching support is disabled. The settings are *Enabled* or *Disabled*. The BIOS Setup default is *Enabled*. The Power-On default is *Disabled*.

#### Single ALE Enable

If this option is enabled, SYNC will activate Single ALE instead of multiple ALEs during the bus conversion cycle. The settings are *Yes* or *No*. The BIOS Setup and Power-On defaults are *No*.

#### **Keyboard Reset Control**

If this option is enabled, a HALT instruction is executed before SYNC generates a CPU reset from a keyboard reset. The BIOS Setup default is *Enabled*. The Power-On default is *Disabled*.

#### **AT BUS Clock Selection**

This option sets the source for the AT Bus clock. The settings are *CLKI/6, CLKI/4, CLKI/3*, or *CLKI/2.5*. The BIOS Setup and Power-On defaults are *CLKI/6*.

#### Fast Decode Enable

The settings are *Enabled* or *Disabled*. The BIOS Setup and Power-On defaults are *Disabled*.

#### Memory Read Wait State

This option sets the number of wait states inserted before DRAM system memory read operations. The settings are 0 W/S, 1 W/S, or 2 W/S. The BIOS Setup and Power-On defaults are 2 W/S.

#### Memory Write Wait State

This option sets the number of wait states inserted before DRAM system memory write operations. The settings are 0 W/S, 1 W/S, 2 W/S, or 3 W/S. The BIOS Setup and Power-On defaults are 3 W/S.

#### **Cache Read Cycle**

If 3-2-2-2 or 2-2-2-2 is selected, the cache memory buffer output is disabled. The settings are 3-1-1-1, 2-2-2-2, or 3-2-2-2. The BIOS Setup and Power-On default is 3-2-2-2.

#### **Cache Write Wait State**

This option sets the number of wait states inserted before all write operations to secondary (external) cache memory. The settings are 0 W/S, 1 W/S, or 2 W/S. The BIOS Setup and Power-On defaults are 1 W/S.

#### Non-Cacheable Block-1 Size Non-Cacheable Block-2 Size

These options define the size of two regions of memory (Block-1 and/or Block-2) whose contents cannot be read from or written to cache memory. The settings are 64 KB, 128 KB, 256 KB, 512 KB, or Disabled. The BIOS Setup and Power-On defaults are Disabled.

#### Non-Cacheable Block-1 Base Non-Cacheable Block-2 Base

These options define the base address or starting point of two regions of memory whose contents cannot be read from or written to cache memory. The base address changes in increments equal to the corresponding **Non-Cacheable Block-x Size**. If the setting of the **Non-Cacheable Block-x Size** option is *Disabled*, the only choice for the corresponding base address is 0 KB. The BIOS Setup and Power-On defaults are 0 KB.

#### Cacheable RAM Address Range

This option sets the amount of system memory that can be written to or read from cache memory. The setting cannot be greater than the total amount of system RAM. The settings are 4 MB, 8 MB, 12 MB, 16 MB, 20 MB, 24 MB, 28 MB, 32 MB, 36 MB, 40 MB, 44 MB, 48 MB, 52 MB, 56 MB, 60 MB, or 64 MB. The BIOS Setup and Power-On defaults are 64 MB.

#### Video BIOS Area Cacheable

If this option is enabled, the contents of the video BIOS shadow RAM area (C0000h - C7FFFh) can be read from or written to cache memory, which enhances video performance. This option may be enabled only when *Video BIOS Shadowing* is enabled in ADVANCED CMOS SETUP. Before enabling this option (selecting *Yes*), you must be reasonably certain that no application will write to the video BIOS memory area while this option is enabled. The settings are *Yes* or *No*. The BIOS Setup default is *Yes*. The Power-On default is *No*.

### Internal Cache Write Policy

This option specifies the type of caching algorithm used by AMIBIOS. The settings are *Wr-Thru* (write-through) or *Wr-Back* (write-back). The BIOS Setup and Power-On defaults are *Wr-Thru*.

## Power Management Setup

The Power Management Setup screen is shown below. The Power Management Setup screen is shown below. Press the  $\rightarrow$ ,  $\leftarrow$ ,  $\uparrow$ , and  $\downarrow$  keys to scroll through the options.

Device-1 Timeout : Disabled
Device-2 Timeout : Disabled
Device-3 Timeout : Disabled
Device-4 Timeout : Disabled
Device-5 Timeout : Disabled
I I
! !
i i
i i
i i
I I
I I
ļ ļ
ESC:Exit ↑→↓←:Sel (Ctrl)Pu/Pd:Modify F1:Help F2/F3:Color

### **Power Management Setup Options**

#### **Device-1** Timeout

This option is marked *Absent* in AMIBCP. This option sets the length of the Sleep mode timeout period for "Device-1". The character string "Device-1" should be replaced by the OEM in AMIBCP with a character string that represents the actual device (for example, hard disk driver, floppy drive, LCD screen). The Device-1 timeout period is the length of time with no keyboard, mouse, COM1, or COM2 activity. At the expiration of this period, AMIBIOS takes the system to Green PC Sleep Mode. The settings for this option can vary from system to system depending on the type of device. On most systems, the settings are *Disabled*, *1 Min.*, *2 Min.*, *3 Min.*, *4 Min.*, *5 Min.*, *6 Min.*, *7 Min.*, *8 Min.*, *9 Min.*, *10 Min.*, *11 Min.*, *12 Min.*, *13 Min.*, or *15 Min.* The BIOS Setup and Power-On defaults are *Disabled*.

### Power Management Setup Options, Continued

#### **Device-2 Timeout**

This option is marked *Absent* in AMIBCP. This option sets the length of the Sleep mode timeout period for "Device-2". The character string "Device-2" should be replaced by the OEM in AMIBCP with a character string that represents the actual device (for example, hard disk driver, floppy drive, LCD screen). The Device-2 timeout period is the length of time with no keyboard, mouse, COM1, or COM2 activity. At the expiration of this period, AMIBIOS takes the system to Green PC Sleep Mode. The settings for this option can vary from system to system depending on the type of device. On most systems, the settings are *Disabled*, *1 Min.*, *2 Min.*, *3 Min.*, *4 Min.*, *5 Min.*, *6 Min.*, *7 Min.*, *8 Min.*, *9 Min.*, *10 Min.*, *11 Min.*, *12 Min.*, *13 Min.*, or *15 Min.* The BIOS Setup and Power-On defaults are *Disabled*.

#### **Device-3 Timeout**

This option is marked *Absent* in AMIBCP. This option sets the length of the Sleep mode timeout period for "Device-3". The character string "Device-3" should be replaced by the OEM in AMIBCP with a character string that represents the actual device (for example, hard disk driver, floppy drive, LCD screen). The Device-3 timeout period is the length of time with no keyboard, mouse, COM1, or COM2 activity. At the expiration of this period, AMIBIOS takes the system to Green PC Sleep Mode. The settings for this option can vary from system to system depending on the type of device. On most systems, the settings are *Disabled*, *1 Min.*, *2 Min.*, *3 Min.*, *4 Min.*, *5 Min.*, *6 Min.*, *7 Min.*, *8 Min.*, *9 Min.*, *10 Min.*, *11 Min.*, *12 Min.*, *13 Min.*, or *15 Min.* The BIOS Setup and Power-On defaults are *Disabled*.

### Power Management Setup Options, Continued

#### **Device-4 Timeout**

This option is marked *Absent* in AMIBCP. This option sets the length of the Sleep mode timeout period for "Device-4". The character string "Device-4" should be replaced by the OEM in AMIBCP with a character string that represents the actual device (for example, hard disk driver, floppy drive, LCD screen). The Device-4 timeout period is the length of time with no keyboard, mouse, COM1, or COM2 activity. At the expiration of this period, AMIBIOS takes the system to Green PC Sleep Mode. The settings for this option can vary from system to system depending on the type of device. On most systems, the settings are *Disabled*, *1 Min., 2 Min., 4 Min., 5 Min., 6 Min., 7 Min., 8 Min., 9 Min., 10 Min., 11 Min., 12 Min., 13 Min., or 15 Min.* The BIOS Setup and Power-On defaults are *Disabled*.

#### **Device-5 Timeout**

This option is marked *Absent* in AMIBCP. This option sets the length of the Sleep mode timeout period for "Device-5". The character string "Device-5" should be replaced by the OEM in AMIBCP with a character string that represents the actual device (for example, hard disk driver, floppy drive, LCD screen). The Device-5 timeout period is the length of time with no keyboard, mouse, COM1, or COM2 activity. At the expiration of this period, AMIBIOS takes the system to Green PC Sleep Mode. The settings for this option can vary from system to system depending on the type of device. On most systems, the settings are *Disabled*, *1 Min.*, *2 Min.*, *3 Min.*, *4 Min.*, *5 Min.*, *6 Min.*, *7 Min.*, *8 Min.*, *9 Min.*, *10 Min.*, *11 Min.*, *12 Min.*, *13 Min.*, or *15 Min.* The BIOS Setup and Power-On defaults are *Disabled*.

## CMOS RAM Map

A map of CMOS RAM as configured by the AMIBIOS for the OPTi 82C495XLC chipset is shown in the following table.

Offset	Description			
00h - 0Fh	Standard IBM AT compatible RTC and Status Register data definitions.			
10h	Floppy Drive TypeBits 7-4Drive A: Type0No Drive1360 KB Drive21.2 MB Drive3720 KB Drive41.44 MB Drive52.88 MB DriveBits 3-0Drive B: Type (bit settings same as A)			
11h	Bit 7Mouse Support Option $(1 = Enabled)$ Bit 6Above 1 MB Memory Test $(1 = Enabled)$ Bit 5Memory Test Tick Sound $(1 = Enabled)$ Bit 4Memory Parity Error Check (1 = Enabled)Bit 3Hit <del> Message Display<math>(1 = Enabled)</math>Bit 2Hard Disk Type 47 RAM Area<math>(1 = 0:300h)</math>Bit 1Wait for <f1> if Any Error (1 = Enabled)Bit 0System Boot Up Num Lock (1 = On)</f1></del>			
12h	Hard Disk Data Bits 7-4 Hard Disk Drive C: Type 0 No drive 1-14 Hard drive Type 1-14 16 Hard Disk Type 16-255 (actual Hard Drive Type is in CMOS RAM 1Ah) Bits 3-0 Hard Disk Drive D: Type (Same as C:)			
13h	Bit 7Typematic Rate Programming Bits 6-5(1 = Enabled)Bits 6-5Typematic Delay (in milliseconds)00250 ms10750 ms10750 ms11100 msBits 4-2Typematic Rate (Characters per second)0006 cps0018 cps			

	010 100 110	10 cps 15 cps 24 cps	011 101 111	12 cps 20 cps 30 cps
14h	Equipme Bits 7-6 00 01 Bits 5-4 00 01 10 11 Bit 3 Bit 2 Bit 1 Bit 0	ent Byte Number of Flopp 1 Drive 2 Drives Monitor Type Not CGA or MDA 40x25 CGA 80x25 CGA MDA (Monochror Display Enabled Keyboard Enable Math coprocesso Floppy Drive Inst	y Drives ne) d r Installe alled	(1 = Enabled) (1 = Enabled) d(1 = Enabled) (0 = Enabled)
15h	Base Me	emory (in 1 KB inc	rements)	, Low Byte
16h	Base Memory (in 1 KB increments), High Byte			
17h	Extended Memory (in 1 KB increments), Low Byte			
18h	Extended Memory (in 1 KB increments), High Byte (Max 15 MB)			
19h	Hard Disk C: Drive Type 0-15 Reserved 16-255 Hard Drive Type 16-255			
1Ah	Hard Disk D: Drive Type (Same as Drive C: above)			
1Bh	User-Defined Drive C: - # of Cylinders, Low Byte			
1Ch	User-Defined Drive C: - # of Cylinders, High Byte			
1Dh	User-Defined Drive C: - Number of Heads			
1Eh	User-Defined Drive C: - Write Precompensation Cylinder, Low Byte			
1Fh	User-Defined Drive C: - Write Precompensation Cylinder, High Byte			
20h	User-Defined Drive C: - Control Byte (80h if # of heads is equal or greater than 8)			
21h	User-Defined Drive C: - Landing Zone, Low Byte			
22h	User-Defined Drive C: - Landing Zone, High Byte			
23h	User-Defined Drive C: - # of Sectors			
24h	User-Defined Drive D: - # of Cylinders, Low Byte			

25h	User-Defined Drive D: - # of Cylinders, High Byte		
26h	User-Defined Drive D: - Number of Heads		
27h	User-Defined Drive D: - Write Precompensation Cylinder, Low Byte		
28h	User-Defined Drive D: - Write Precompensation Cylinder, High Byte		
29h	User-Defined Drive D: - Control Byte (80h if # of heads is equal or greater than 8)		
2Ah	User-Defined Drive D: - Landing Zone, Low Byte		
2Bh	User-Defined Drive D: - Landing Zone, High Byte		
2Ch	User-Defined Drive D: - # of Sectors		
2Dh	Bit 7Weitek Processor(1 = Present)Bit 6Floppy Drive Seek At Boot (1 = Enabled)Bit 5System Boot Up Sequence (1 = A:, C:)Bit 4System Boot Up CPU Speed(1 = High)Bit 3External Cache Memory(1 = Enabled)Bit 2Internal Cache Memory(1 = Enabled)Bit 1Fast Gate A20 Option(1 = Enabled)Bit 0Turbo Switch Function(1 = Enabled)		
2Eh	Standard CMOS Checksum, High Byte		
2Fh	Standard CMOS Checksum, Low Byte		
30h	Extended Memory, Low Byte		
31h	Extended Memory, High Byte (Maximum 15 MB)		
32h	Century Byte (BCD value for the century)		
33h	Information Flag Bit 7 BIOS Size (1 = 128 KB) Bits 6-0 Reserved		
34h	Bit 7Boot Sector Virus Protection(1 =Enabled)Bit 6Password0Always0SetupBit 5Adaptor ROM Shadow C800,16K(1 = Enabled)Bit 4Adaptor ROM Shadow CC00,16K(1 = Enabled)Bit 3Adaptor ROM Shadow D000,16K(1 = Enabled)Bit 2Adaptor ROM Shadow D400,16K(1 = Enabled)Bit 1Adaptor ROM Shadow D800,16K(1 = Enabled)Bit 0Adaptor ROM Shadow D200,16K(1 = Enabled)		
35h	Bit 7Adaptor ROM Shadow E000,16K(1 = Enabled)Bit 6Adaptor ROM Shadow E400,16K(1 = Enabled)		

	Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0	Adaptor ROM Shadow E800,16K $(1 = Enabled)$ Adaptor ROM Shadow EC00,16K $(1 = Enabled)$ System BIOS Shadow F000,64K $(1 = Enabled)$ Video ROM Shadow C000, 16K $(1 = Enabled)$ Video ROM Shadow C400,16K $(1 = Enabled)$ Numeric Processor Test $(1 = Enabled)$			
36h	Bit 7 0 1 Bits 6-5 00 Bit 4 0 1 Bits 3-0 0000 0100 0100 0110 1000 1010 1100 1110	IDE Block M Disabled Enabled CPU Interna 2X IDE Standby Disabled Enabled Auto KeyLoo Disabled 2 Min. 4 Min. 6 Min. 8 Min. 10 Min. 12 Min. 14 Min.	ode Transfer I Clock Mode 01 V Mode ck Timeout 0001 0011 0101 1011 1011 1111	1 Min. 3 Min. 5 Min. 7 Min. 9 Min. 11 Min. 13 Min 15 Min.	
37h	Reserved				
38h - 3Dh	Encrypted Password				
3Eh	Extended CMOS Checksum, High Byte (includes 34h - 3Dh)				
3Fh	Extended CMOS Checksum, Low Byte (includes 34h - 3Dh)				

## Extended CMOS RAM

Offset		Description
40h	Bits 7-0	Device-1 Timeout
41h	Bits 7-0	Device-2 Timeout
42h	Bits 7-0	Device-3 Timeout
43h	Bits 7-0	Device-4 Timeout
44h	Bits 7-0	Device-5 Timeout
45h - 47h	Reserve	d
48h	Bit 1 0 1	Internal Cache Write Policy Wr-Thru Wr-Back
49h - 5Fh	Reserve	d
60h	Bit 3 0 1 Bit 1 0 1	Single ALE Enable No Yes Keyboard Reset Control Disabled Enabled
61h	Bits 6,1 00 10 Bit 0	Cache Write Wait State 1 W/S 01 0 W/S 2 W/S Cache Read Cycle
62h	Bit 2 0 1	Hidden Refresh Disabled Enabled
63h - 64h	Reserve	d
65h	Bits 7-6 01 11 Bits 5-4 00 10 Bit 3 0 1	Memory Read Wait State0 W/S10101 W/S2 W/SImage: Constraint of the state0 W/S011 W/S2 W/S113 W/SFast Decode EnableImage: Constraint of the stateDisabledImage: Constraint of the stateEnabledImage: Constraint of the state

	Bits 1-0	AT BUS Clock Sel	ection			
	00 10	CLKI/6 CLKI/3	01 11	CLKI/4 CLKI/5		
66h	Reserve	d	k			
67h	Bits 4 0 1 Bits 3-0 0000 0100 0100 0110 1000 1010 1100 1110	Video BIOS Area No Yes Cacheable RAM A 64 MB 8 MB 16 MB 24 MB 32 MB 40 MB 48 MB 56 MB	Cacheabl Address R 0001 0011 0101 0111 1001 1011 1101 1111	e ange 4 MB 12 MB 20 MB 28 MB 36 MB 44 MB 52 MB 60 MB		
68h	Bits 7-5 000 010 100	Non-Cacheable B 64 KB 256 KB Disabled	lock-1 Siz 001 011	ze 128 KB 512 KB		
69h	Bits 7-0	Non-Cacheable Block-1 Base				
6Ah	Bits 7-5 000 010 100	Non-Cacheable B 64 KB 256 KB Disabled	llock-2 Siz 001 011	ze 128 KB 512 KB		
6Bh	Bits 7-0	Non-Cacheable Block-2 Base				
6Ch - 7Fh	Reserve	d				

## **Chipset Registers**

The AMIBIOS for the OPTi 82C495XLC chipset sets the chipset registers as follows.

Register	Description			
16h	Reserved			
20h	Bit 3 0 1 Bit 1 0 1 Bit 0 0 1	Single ALE Enabl No Yes Keyboard Reset o Disabled Enabled Cyrix CPU preser No Yes	e Control nt	
21h	Bits 6,1 00 10 Bit 0	Cache Write Wait 1 W/S 2 W/S Cache Read Cycl	t State 01 e	0 W/S
22h	Bit 2 0 1	Hidden Refresh Disabled Enabled		
23h	Reserved			
24h	Reserve	Reserved		
25h	Bits 7-6 01 11 Bits 5-4	Memory Read Wa 0 W/S 2 W/S Memory Write W	ait State 10 ait State	1 W/S
	00 10 Bit 3 0 1 Bits 1-0 00 10	0 W/S 2 W/S Fast Decode Ena Disabled Enabled AT BUS Clock Sel CLKI/6 CLKI/3	01 11 ble ection 01 11	1 W/S 3 W/S CLKI/4 CLKI/5
26h	Reserve	d		

27h	Bit 4 0 1 Bits 3-0 0000 0010 0100 0110 1000 1010 1100 1110	Video BIOS Area Yes No Cacheable RAM 64 MB 8 MB 16 MB 24 MB 32 MB 40 MB 48 MB 56 MB	Cacheat Address I 0001 0011 0101 0111 1001 1011 1101 1111	Range 4 MB 12 MB 20 MB 28 MB 36 MB 44 MB 52 MB 60 MB	
28h	Bits 7-5 000 010 100	Non-Cacheable I 64 KB 256 KB Disabled	Block-1 S 001 011	ize 128 KB 512 KB	
29h	Bits 7-0	Non-Cacheable Block-1 Base			
2Ah	Bits 7-5 000 010 100	Non-Cacheable B 64 KB 256 KB Disabled	Block-1 S 001 011	ize 128 KB 512 KB	
2Bh	Bits 7-0	Non-Cacheable Block-1 Base			
2Ch	Bit 0 0 1	AUTO Config Function Disabled Enabled			
2Dh - 2Eh	Reserved				
40h	Bits 7-0	Device-1 Timeout			
41h	Bits 7-0	Bits 7-0 Device-2 Timeout			
42h	Bits 7-0 Device-3 Timeout				
43h	Bits 7-0 Device-4 Timeout				
44h	Bits 7-0	7-0 Device-5 Timeout			

## Index

Advanced BIOS Features 3 ADVANCED CHIPSET SETUP 2, 7 ADVANCED CMOS SETUP 2, 5 AMIBCP 8 AT Bus Clock Selection 9, 21, 23 AUTO Config Function 8, 24 Auto KeyLock Timeout 20 BIOS Information 3 BIOS Options 4 Cache Read Cycle 10, 21, 23 Cache Write Wait State 10, 21, 23 Cacheable RAM Address Range 11, 22, 24 Chipset Registers 23 CMOS Map 17 CPU Internal Clock Mode 20 Cyrix CPU present 23 Default Settings 8 Device-1 Timeout 13, 21, 24 Device-2 Timeout 14, 21, 24 Device-3 Timeout 14, 21, 24 Device-4 Timeout 15, 21, 24 Device-5 Timeout 15, 21, 24 Extended CMOS RAM 21 Fast Decode Enable 9, 21, 23 Fast Gate A20 Option 5 Hidden Refresh 9, 21, 23 IDE Block Mode Transfer 20 IDE Standby Mode 20 Internal Cache Write Policy 12, 21 Keyboard Reset Control 9, 21, 23 Memory Read Wait State 10, 21, 23 Memory Write Wait State 10, 21, 23 Miscellaneous BIOS Features 4 Mouse Support Option, 5 Non-Cacheable Block-1 Base 11, 22, 24 Non-Cacheable Block-1 Size 10, 22, 24 Non-Cacheable Block-2 Base 11.22 Non-Cacheable Block-2 Size 10, 22 Numeric Processor Test(1 = Enabled) 19 OPTi 82C495 1 Peripheral Setup 2 Power Management Setup 2 Power-on default 8 Revision History ii Setup Defaults 8 Shadow RAM Option 5

Index, Continued

Single ALE Enable 9, 21, 23 STANDARD CMOS SETUP 2 System ROM Shadow E000,64K, 5 Video BIOS Area Cacheable 11, 22, 24 Video ROM Shadow 5