

INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD

CONTENTS

PAGE #	COMPONENT / FUNCTION
1	TITLE / TABLE OF CONTENTS
2	VOLTAGE TABLE
3	DEVICE TABLE
4-9	SYSTEM, IRQ, RESET, CLOCK, AND VR
10-13	PROCESSOR P0/P1
14	PROCESSOR P0/P1 DECOUPLING
15	ITP
16-18	MCH
19	CKX_SKS CLOCK GENERATOR
20	MECC CONNECTOR
21	DRCG RAMBUS CLOCK GENERATORS
22	AGP CONNECTOR
23-24	ICH2
25-28	PCI33 SLOTS 0-2 AND TERMINATION
29	IDE
30	P54H
31-33	PCI64 SLOTS 0-1 AND TERMINATION
34	HECETA4
35	GLUECHIP3
36	FIRMWARE HUB
37	SUPER I/O
38-41	LEGACY I/O
42-43	USB AND WAKE ON USB
44-48	AUDIO 1881 AND SUPPORT CIRCUITRY, BATTERY
49	FRONT PANEL HEADER / SPEAKER
50	LAN / 82562EM
51	VREF CIRCUITS AGP, RSL, GTL+ AND HUB INTERFACE
52	POWER AND MICS. CONNECTORS
53	PROCESSOR VOLTAGE REGULATORS
54	VOLTAGE REGULATORS AGP, 1.8V, SB1.8V
55	FAN SPEED CONTROL AND CONNECTORS
56	IDROM, SMBUS CLOCK MUXING, VID CIRCUIT
57	FAN MUX, MOUNTING HOLES, PLD CIRCUIT, SB LED
58	SPARE COMPONENTS
59-67	COMPONENT AND SIGNAL CROSS REFERENCE

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENCE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. INTEL PRODUCTS ARE NOT INTENDED FOR USE IN MEDICAL, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS. INTEL MAY MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME, WITHOUT NOTICE.

DESIGNERS MUST NOT RELY ON THE ABSENCE OR CHARACTERISTICS OF ANY FEATURES OR INSTRUCTIONS MARKED RESERVED OR UNDEFINED. INTEL RESERVES THESE FOR FUTURE DEFINITION AND SHALL HAVE NO RESPONSIBILITY WHATSOEVER FOR CONFLICTS OR INCOMPATIBILITIES ARISING FROM FUTURE CHANGES TO THEM.

THE INTEL(R) 860 CHIPSET AND INTEL(R) XEON(TM) PROCESSOR MAY CONTAIN DESIGN DEFECTS OR ERRORS KNOWN AS ERRATA WHICH MAY CAUSE THE PRODUCT TO DEVIATE FROM PUBLISHED SPECIFICATIONS. CURRENT CHARACTERIZED ERRATA ARE AVAILABLE ON REQUEST.

I2C IS A TWO-WIRE COMMUNICATIONS BUS/PROTOCOL DEVELOPED BY PHILIPS. SMBUS IS A SUBSET OF THE I2C BUS/PROTOCOL AND WAS DEVELOPED BY INTEL. IMPLEMENTATIONS OF THE I2C BUS/PROTOCOL MAY REQUIRE LICENCES FROM VARIOUS ENTITIES, INCLUDING PHILIPS ELECTRONICS N.V. AND NORTH AMERICAN PHILIPS CORPORATION.

ALERT ON LAN IS A RESULT OF THE INTEL-IBM ADVANCED MANAGEABILITY ALLIANCE AND A TRADEMARK OF IBM.

COPIES OF DOCUMENTS WHICH HAVE AN ORDERING NUMBER AND ARE REFERENCED IN THIS DOCUMENT, OR OTHER INTEL LITERATURE, MAY BE OBTAINED BY CALLING 1-800-548-4725 OR BY VISITING INTEL'S WEBSITE AT [HTTP://WWW.INTEL.COM](http://www.intel.com)

INTEL AND XEON ARE TRADEMARKS OR REGISTERS TRADEMARKS OF INTEL CORPORATION OR ITS SUBSIDIARIES IN THE UNITED STATES AND OTHER COUNTRIES.

COPYRIGHT (C) INTEL CORPORATION 2001.

*OTHER NAMES AND BRANDS MAY BE CLAIMED AS THE PROPRTY OF OTHERS.

SCHEMATIC TITLE:		INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD	
PAGE TITLE:		TITLE / TABLE OF CONTENTS	
		REV:	1.0
INTEL	PLATFORM APPS ENG.	LAST REVISED:	SHEET:
1900 PRAIRIE CITY ROAD		Fri May 18 13:49:12 2001	1
FOLSOM, CALIFORNIA 95630			

VOLTAGE TABLE

SYMBOL	NETNAME		PAGE
* +12V :	+12V	: POWER SUPPLY OUTPUT	: P. 52
* +3.3V:	+3_3V	: POWER SUPPLY OUTPUT	: P. 52
* -12V :	-12V	: POWER SUPPLY OUTPUT	: P. 52
* N\A :	AGP_VDDQ	: VOLTAGE REGULATOR OUTPUT FROM +3.3V	: P. 52
* N\A :	GND	: SYSTEM DC GROUND	
* N\A :	P12V_CPU	: POWER SUPPLY OUTPUT	: P. 52
* N\A :	COIL_P12V_CPU	: POWER SUPPLY OUTPUT	: P. 53
* +1.8V:	P1_8V	: VOLTAGE REGULATOR OUTPUT FROM +12V	: P. 54
* +5V :	P5V	: POWER SUPPLY OUTPUT	: P. 52
* N\A :	SB1_8V	: VOLTAGE REGULATOR OUTPUT FROM SBSV	: P. 54
* SBSV :	SBSV	: POWER SUPPLY OUTPUT	: P. 52
* N\A :	SB2_5V	: VOLTAGE REGULATOR OUTPUT FROM SBSV ON MEC	: P. 20
* SB3V :	STANDBY3V	: POWER SUPPLY OUTPUT	: P. 52
* N\A :	UCC_CORE	: VR OUTPUT FROM P12V_CPU	: P. 53
* N\A :	UCC3_CLK	: CK00 FILTERED POWER FROM +3.3V	: P19
* N\A :	DRCGA_3_3V	: DRCGA FILTERED POWER FROM +3.3V	: P21
* N\A :	DRCGB_3_3V	: DRCGB FILTERED POWER FROM +3.3V	: P21
* N\A :	AGND	: FILTERED GND FOR SERIAL, PARALLEL, USB, KEYBRD, MOUSE	: P38
* N\A :	AUD_GND	: FILTERED GND ISLAND FOR AUDIO	: P48
* N\A :	AUD_VCC	: +5V VOLTAGE REGULATOR OUTPUT FROM +12V	: P47
* N\A :	CHGND	: CHASSIS GND	: P50

DRAWING

VOLTAGE TABLE

SCHEMATIC TITLE:		INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD	
PAGE TITLE:		VOLTAGE TABLE	
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630		LAST REVISED: Thu May 17 14:04:38 2001	
		REV:	1.0
		SHEET:	2


DEVICE TABLE

DEVICE	POWER	PINS
MCH U6D1	+1.8V	AE C22 AC23 AC24 AC25 AD8 AD9 AD10 AD11 AD16 AD17 AD22 AD23 AD24 AD25 AE8 AE9 AE10 AE11 AE16 AE17 AE22 AE23 AE24 AE25 AF22 AF23 AF24 AF25 AG7 AG8 AG9 AG10 AG11 AG12 AG14 AH2 AH5 AJ9 AJ11 AK1 AK4 AK7 AL14 AM3 AM6 AM9 B3 D2 F1
PAGES 16-18		C8 C15 C19 C22 C23 C24 C25 D11 D26 D27 D28 D29 D30 D31 D32 D33 D34 D35 D36 D37 D38 D39 D40 D41 D42 D43 D44 D45 D46 D47 D48 D49 D50 D51 D52 D53 D54 D55 D56 D57 D58 D59 D60 D61 D62 D63 D64 D65 D66 D67 D68 D69 D70 D71 D72 D73 D74 D75 D76 D77 D78 D79 D80 D81 D82 D83 D84 D85 D86 D87 D88 D89 D90 D91 D92 D93 D94 D95 D96 D97 D98 D99 D100
	VCC_CORE	AB2 AB5 AB7 AD1 AD4 AD7 AF3 AF6 AF9 AF11 AG5 AG10 AG12 AG14 AH2 AH5 AJ9 AJ11 AK1 AK4 AK7 AL14 AM3 AM6 AM9 B3 D2 F1
	AGP_VDDQ	AG30 AJ32 AK27 AL19 AL25 AM23 AM29
	GND	A12 A13 A14 A15 A18 A22 A23 A25 AA1 AA4 AA7 AA8 AA9 AA10 AA11 AA16 AA17 AA22 AA23 AA24 AA25 AA26 AA27 AA28 AA29 AA30 AA31 AA32 AA33 AA34 AA35 AA36 AA37 AA38 AA39 AA40 AA41 AA42 AA43 AA44 AA45 AA46 AA47 AA48 AA49 AA50 AA51 AA52 AA53 AA54 AA55 AA56 AA57 AA58 AA59 AA60 AA61 AA62 AA63 AA64 AA65 AA66 AA67 AA68 AA69 AA70 AA71 AA72 AA73 AA74 AA75 AA76 AA77 AA78 AA79 AA80 AA81 AA82 AA83 AA84 AA85 AA86 AA87 AA88 AA89 AA90 AA91 AA92 AA93 AA94 AA95 AA96 AA97 AA98 AA99 AA100
		A12 A13 A14 A15 A18 A22 A23 A25 AA1 AA4 AA7 AA8 AA9 AA10 AA11 AA16 AA17 AA22 AA23 AA24 AA25 AA26 AA27 AA28 AA29 AA30 AA31 AA32 AA33 AA34 AA35 AA36 AA37 AA38 AA39 AA40 AA41 AA42 AA43 AA44 AA45 AA46 AA47 AA48 AA49 AA50 AA51 AA52 AA53 AA54 AA55 AA56 AA57 AA58 AA59 AA60 AA61 AA62 AA63 AA64 AA65 AA66 AA67 AA68 AA69 AA70 AA71 AA72 AA73 AA74 AA75 AA76 AA77 AA78 AA79 AA80 AA81 AA82 AA83 AA84 AA85 AA86 AA87 AA88 AA89 AA90 AA91 AA92 AA93 AA94 AA95 AA96 AA97 AA98 AA99 AA100
PROCESSORS	+3.3V	AE28, AE29
U7H1	GND	A11, A21, A27, A29, A5, AA15, AA17, AA2, AA23, AA30, AB1, AB31, AC30, AD31, AA9, AB11, AB21, AB27, AB5, AC13, AC19, AC2, AC25, AC7, AD15, AD17, AD23
UBE1		AD3, AD9, AE11, AE2, AE21, AE27, B15, B17, B2, B23, B28, B9, B30, C1, C31, C13, C19, C25, C29, C7, D11, D30, D2, D21, D27, D28, D5, E1, E15, E17
PAGES 10-13	VCC_CORE	E23, E29, E9, F13, F19, F2, F25, F28, F7, G1, G31, G25, G27, G29, G3, G5, G7, G9, H2, H4, H26, H28, H4, H6, H8, H30, J1, J31, J23, J25, J27, J29
		J3, J5, J7, J9, K2, K24, K26, K28, K4, K6, K8, K30, L1, L31, L23, L25, L27, L29, L3, L5, L7, L9, M2, M24, M26, M28, M4, M6, M8, M30, N30, N2, N24, N26
		N28, N4, N5, N3, P23, P25, P27, P29, P3, P5, P7, P9, P1, P31, R30, R2, R24, R25, R28, R29, R31, T12, T13, T14, T15, T19, T10, T20, T21, T22, T23, T25, T27, T9, U2, U24
		U8, U28, U4, U5, U8, U23, U25, U27, U29, U3, U5, U7, U9, U1, U31, N30, W2, W24, W26, W4, W6, U8, W25, W27, W29, Y1, Y31, Y10, Y16, Y2, Y22
ICH2 U6B3	+3.3V (VCCA_CLK)	E14, E15, E16, E17, E18, F18, G18, H18, J18, P18, R18, R5, T5, U5, V5, V6, V7, V8
	GND	A1, A10, A2, A21, A22, AA1, AA2, AA21, AA22, AB1, AB2, AB21, AB22, B1, B10, B2, B21, B22, B3, B9, C2, C3, C4
PAGES 23-24	+1.8V	C9, D3, D5, D6, D7, D8, D9, E6, E7, E8, E9, J10, J11, J12, J13, J14, J9, K1, K10, K11, K12, K13, K14, K9, L10, L11
	SB1_8V	L12, L13, L14, L9, M10, M11, M12, M13, M14, M9, N10, N11, N12, N13, N14, N9, P10, P11, P12, P13, P14, P9
	SB5V	D10, D2, E5, K19, L19, P5, U9
	VCC_CORE	H5, J5, V14, V15, V16
		V19
		D12, D13
P64H U3D1	+3.3V	E11, E13, E5, E7, E9, F14, F4, H17, J13, J5, L13, M13, M5, N12, N6, P7
PAGE 30	+1.8V	N11, N7, N9, P10, P8
	GND	A1, A17, B12, B6, B9, C3, D16, E12, E14, F13, F16, F2, F5, G13, H10, H8, H9, J10, J8, J9, K10, K2, K8, K9, L5, M16, N13, P12, P2, P6, P9, R15, R16, T10, T13, T7, U1, U17
CKX_SKS U4F2	+3.3V	4, 10, 16, 22, 27, 29, 36, 38, 43, 49, 56
PAGE 19	GND	1, 7, 13, 19, 24, 32, 33, 37, 40, 46, 53
DRCG'S U4E2 U4F1	+3.3V	3, 9, 16, 22
	+1.8V	10
	+3.3V (VCCA_CLK)	1
PAGE 21	GND	4, 5, 8, 13, 17, 21
HECETA4 U7B2	+3.3V	4, 13
	+5V	12
	SB2_5V	14
	VCC_CORE	15
PAGE 34	GND	3

DEVICE TABLE

<table border="1"> <tr> <td>S10 LPC47B27X U7C1</td> <td>+3.3V</td> <td>53, 65, 93</td> </tr> <tr> <td></td> <td>+5V</td> <td>44</td> </tr> <tr> <td></td> <td>STANDBY3V</td> <td>18</td> </tr> <tr> <td>PAGE 37</td> <td>GND</td> <td>7, 31, 40, 60, 75</td> </tr> <tr> <td>AD1081 U2A1</td> <td>+3.3V</td> <td>1, 9</td> </tr> <tr> <td></td> <td>AUD_VCC</td> <td>25, 38</td> </tr> <tr> <td>PAGE 44</td> <td>GND</td> <td>4, 7, 26, 42</td> </tr> <tr> <td>GLUECHIP3 U1E1</td> <td>SB5V</td> <td>2</td> </tr> <tr> <td></td> <td>STANDBY3V</td> <td>3</td> </tr> <tr> <td>PAGE 35</td> <td>GND</td> <td>42, 17</td> </tr> <tr> <td>74HC682 U5H1</td> <td>+3.3V</td> <td>20</td> </tr> <tr> <td>PAGE 56</td> <td>GND</td> <td>10</td> </tr> </table>	S10 LPC47B27X U7C1	+3.3V	53, 65, 93		+5V	44		STANDBY3V	18	PAGE 37	GND	7, 31, 40, 60, 75	AD1081 U2A1	+3.3V	1, 9		AUD_VCC	25, 38	PAGE 44	GND	4, 7, 26, 42	GLUECHIP3 U1E1	SB5V	2		STANDBY3V	3	PAGE 35	GND	42, 17	74HC682 U5H1	+3.3V	20	PAGE 56	GND	10	<table border="1"> <tr> <td>825562EM U6B1</td> <td>STANDBY3V</td> <td>1, 7, 25, 2, 9, 12, 14, 17, 19, 23, 36, 40</td> </tr> <tr> <td>PAGE 50</td> <td>GND</td> <td>3, 6, 8, 13, 18, 20, 22, 24, 33, 38, 48</td> </tr> <tr> <td>F4H U1F1</td> <td>+3.3V</td> <td>25, 27, 32</td> </tr> <tr> <td>PAGE 36</td> <td>GND</td> <td>16, 26, 28</td> </tr> <tr> <td>QS3126 U1C1</td> <td>+5V</td> <td>16</td> </tr> <tr> <td>PAGE49</td> <td>GND</td> <td>8</td> </tr> <tr> <td>74F07 U3J1</td> <td>SB5V</td> <td>14</td> </tr> <tr> <td>PAGE 49</td> <td>GND</td> <td>7</td> </tr> <tr> <td>HIP6601 U2F1</td> <td>+12V</td> <td>7</td> </tr> <tr> <td>PAGE 54</td> <td>GND</td> <td>4</td> </tr> <tr> <td>HIP6301 U2E1</td> <td>+5V</td> <td>20</td> </tr> <tr> <td>PAGE 54</td> <td>GND</td> <td>9</td> </tr> </table>	825562EM U6B1	STANDBY3V	1, 7, 25, 2, 9, 12, 14, 17, 19, 23, 36, 40	PAGE 50	GND	3, 6, 8, 13, 18, 20, 22, 24, 33, 38, 48	F4H U1F1	+3.3V	25, 27, 32	PAGE 36	GND	16, 26, 28	QS3126 U1C1	+5V	16	PAGE49	GND	8	74F07 U3J1	SB5V	14	PAGE 49	GND	7	HIP6601 U2F1	+12V	7	PAGE 54	GND	4	HIP6301 U2E1	+5V	20	PAGE 54	GND	9
S10 LPC47B27X U7C1	+3.3V	53, 65, 93																																																																							
	+5V	44																																																																							
	STANDBY3V	18																																																																							
PAGE 37	GND	7, 31, 40, 60, 75																																																																							
AD1081 U2A1	+3.3V	1, 9																																																																							
	AUD_VCC	25, 38																																																																							
PAGE 44	GND	4, 7, 26, 42																																																																							
GLUECHIP3 U1E1	SB5V	2																																																																							
	STANDBY3V	3																																																																							
PAGE 35	GND	42, 17																																																																							
74HC682 U5H1	+3.3V	20																																																																							
PAGE 56	GND	10																																																																							
825562EM U6B1	STANDBY3V	1, 7, 25, 2, 9, 12, 14, 17, 19, 23, 36, 40																																																																							
PAGE 50	GND	3, 6, 8, 13, 18, 20, 22, 24, 33, 38, 48																																																																							
F4H U1F1	+3.3V	25, 27, 32																																																																							
PAGE 36	GND	16, 26, 28																																																																							
QS3126 U1C1	+5V	16																																																																							
PAGE49	GND	8																																																																							
74F07 U3J1	SB5V	14																																																																							
PAGE 49	GND	7																																																																							
HIP6601 U2F1	+12V	7																																																																							
PAGE 54	GND	4																																																																							
HIP6301 U2E1	+5V	20																																																																							
PAGE 54	GND	9																																																																							


SCHEMATIC TITLE:
 INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD
 PAGE TITLE:
 DEVICE TABLE
 REV: 1.0
 INTEL PLATFORM APPS ENG, LAST REVISED: Thu May 17 14:04:35 2001
 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 SHEET: 3



DRAWING

SYSTEM BLOCK DIAGRAM


SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		REV: 1.0
PAGE TITLE: SYSTEM BLOCK DIAGRAM		SHEET: 4
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:04:30 2001	



DRAWING

IRQ DIAGRAM


SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		REV: 1.0
PAGE TITLE: IRQ DIAGRAM		SHEET: 5
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:04:25 2001	



DRAWING

RESET DIAGRAM


SCHEMATIC TITLE:		INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD	
PAGE TITLE:		RESET DIAGRAM	
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:04:22 2001	REV: 1.0	SHEET: 6



CLOCKING BLOCK DIAGRAM

DRAWING

SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		
PAGE TITLE: CLOCKING BLOCK DIAGRAM		
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Fri May 18 13:50:54 2001	REV: 1.0 SHEET: 7



DRAWING POWER GOOD AND CPU VR BLOCK DIAGRAM




SCHEMATIC TITLE:		INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD	
PAGE TITLE:		PWR GD AND CPU VR BLOCK DIAGRAM	
INTEL PLATFORM APPS ENG.	1900 PRAIRIE CITY ROAD	LAST REVISED:	Thu May 17 14:04:13 2001
FOLSOM, CALIFORNIA 95630			
		REV:	1.0
		SHEET:	8

SMBUS PARTITION1

PARTITION SELECT = 10, 11

SMBUS PARTITION2

PARTITION SELECT = 00




S0	S1	SMBUS PARTITION
0	0	PAR2
0	1	PAR3
1	X	PAR1

SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		REV: 1.0
PAGE TITLE: SMBUS ADDRESS PARTITION		SHEET: 9
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Fri May 18 13:54:44 2001	

DRAWING

SMBUS ADDRESS PARTITION



SMBUS PARTITION 1
 CPU THERMAL SENSOR SMBUS = 30
 CPU IDROM SMBUS = A0

CAD NOTE:
 PLACE CAPS CLOSE TO
 PINS AB4 AD4 AA5


CAD NOTE:
 1 CAP PER PIN

TOTAL RESISTANCE BETWEEN PROCESSOR AND CAPACITORS BETWEEN .35 2 OHMS

PROCESSOR 0 (P0)

SCHEMATIC TITLE: INTEL (R) 860 CHIPSET CUSTOMER REFERENCE BOARD		REV: 1.0
PAGE TITLE: PROCESSOR 0 (P0)		SHEET: 10
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:04:04 2001	

DRAWING



742640-002

742640-002


742640-002

SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		REV: 1.0
PAGE TITLE: PROCESSOR 0		SHEET: 11
INTEL PLATFORM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:03:59 2001	

DRAWING

PROCESSOR 0 / POWER GROUND & RESERVED

CAD NOTE: PLACE TERMINATION RESISTORS NEXT TO P1




SMBUS PARTITION 1
 CPU THERMAL SENSOR SMBUS = 32
 CPU IDROM SMBUS = A2

CAD NOTE:
 PLACE CAPS CLOSE TO PINS AB4 AD4 AA5

CAD NOTE:
 1 CAP PER PIN

TOTAL RESISTANCE BETWEEN PROCESSOR AND CAPACITORS IS BETWEEN .35 AND 2 OHMS

SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		
PAGE TITLE: PROCESSOR 1 (P1)		
REV: 1.0		LAST REVISED: Thu May 17 14:03:54 2001
INTEL PLATFORM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630		SHEET: 12



742640-002


742640-002

742640-002

SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		REV: 1.0
PAGE TITLE: PROCESSOR 1		SHEET: 13
INTEL PLATFORM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:03:49 2001	

DRAWING

PROCESSOR 1 / POWER GROUND & RESERVED







PROCESSOR 0

PROCESSOR 1

PROCESSOR P0 / P1 DECOUPLING

SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		REV: 1.0
PAGE TITLE: PROCESSOR DECOUPLING		SHEET: 14
INTEL 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:03:44 2001	

DRAWING




DRAWING

ITP

ROOM=ITP

SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		REV: 1.0
PAGE TITLE: ITP		SHEET: 15
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:03:39 2001	





SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		
PAGE TITLE: MCH		
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630		LAST REVISED: Thu May 17 14:03:33 2001
REV: 1.0		SHEET: 16

DRAWING

A10509-001

ROOM=MCH

MCH




CAD NOTE:
 ROUTE TDR TEST STRUCTURE TO WITHIN 2" OF RAMBUS CHANNEL. ROUTE TRACE WITH REPRESENTATIVE BENDS AND GROUND FILLS MUST BE >4" LONG

CAD NOTE:
 NO UNTERMINATED TRACES ON THE BOARD FOR THESE NETS.

HL-A: DEFAULT
 60 OHM ENHANCED MODE



HL-B: DEFAULT
 50 OHM ENHANCED MODE (25 OHM RESISTOR)



CAD NOTE:
 MUST BE PLACED WITHIN 0.5" OF THE MCH

CAD NOTE:
 HLBSWNG_B MUST BE LESS THAN 4"

1.8V BULK DECOUPLING




SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		
PAGE TITLE: MCH		
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:03:27 2001	REV: 1.0 SHEET: 17

DRAWING


MCH

ROOM=MCH





DRAWING

SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD	
PAGE TITLE: MCH	
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:03:21 2001
REV: 1.0	SHEET: 18



DEFAULT:
FSB 100MHZ
SPREAD SPECTRUM
CLOCKING DISABLED




SEL100	SELA	SELB	FUNCTION
0	0	0	100 MHz HOST CLOCK
0	0	1	RESERVED
0	1	0	RESERVED
0	1	1	ALL OUTPUTS TRI-STATE
1	0	0	RESERVED
1	0	1	RESERVED
1	1	0	RESERVED
1	1	1	TEST MODE

SEL0	SEL1	IMPEDANCE
0	0	.71V @50
0	1	.71V @50

DRAWING

U3F1 CKX_SKS REV_B



ROOM=CORE_CLK_CKS

SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD



PAGE TITLE: CLOCK GENERATOR

INTEL PLATFORM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630

LAST REVISED: Thu May 17 14:03:16 2001

REV: 1.0 SHEET: 19

CLOCK GENERATOR



DRAWING


MEC CONNECTOR

748225-001

SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		REV: 1.0
PAGE TITLE: MEC CONNECTOR		SHEET: 20
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:03:11 2001	

MULT	SYSTEM BUS	RAMBUS CLK	MULT0	MULT1
X3	100	300	0	1
X4	100	400	1	1

NOTE: ONLY 400MHZ RAMBUS CLOCK IS SUPPORTED FOR SYSTEMS USING THE MEC. THIS PLATFORM ONLY SUPPORTS 400 BECAUSE IT USES A MEC.



FUNCTION	S0	S1
NORMAL	0	0
BYPASS	1	0
TEST	1	1
OUTPUT TEST (0E)	0	1





DECISION TO POPULATE C3F13 AND C4F8 SHOULD BE MADE BY THE CLOCK TO DATA CENTERING VALUE TQ.

ROOM=DRCG0
ROOM=DRCG1

SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD	
PAGE TITLE: DRCG* (RAMBUS CLOCK)	REV: 1.0
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Fri May 18 14:01:20 2001 SHEET: 21

DRAWING


DRCG* (RAMBUS CLOCK)



DRAWING

AGP CONNECTOR

SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		ROOM=AGP
PAGE TITLE: AGP CONNECTOR		REV: 1.0
INTEL PLATFORM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:03:01 2001	SHEET: 22



CAD NOTE:
PLACE 40.2 RESISTOR
AND 30.1 NEAR ICH


HL_A:
PULL-UP = NORMAL
PULL-DOWN = ENHANCED

CAD NOTE:
5 CAPS FOR IDE
5 CAPS FOR PCI

SCHEMATIC TITLE:		ROOM=ICH2	
INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD			
PAGE TITLE:		REV: 1.0	
ICH2		SHEET: 23	
INTEL PLATFORM APPS ENG.	LAST REVISED:	Thu May 17 14:02:56 2001	
1900 PRAIRIE CITY ROAD	FOLSOM, CALIFORNIA 95630		

DRAWING

CONFIGURE JUMPER	
1-2 NORMAL	
2-3 CONFIGURE	
OFF RECOVERY	




NOTE: DIFF PAIR MATCHED IMPEDANCE 90 OHM



SCHEMATIC TITLE:		ROOM=ICH2
INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		
PAGE TITLE:		REV: 1.0
ICH2		SHEET: 24
INTEL PLATFORM APPS ENG.	LAST REVISED:	
1900 PRAIRIE CITY ROAD	Thu May 17 14:02:51 2001	
FOLSOM, CALIFORNIA 95630		

ICH2

THIS CONN IS THIRD TO ICH2
 PCI CONN 1, DEVICE 9 (9H), IDSEL AD<25>, PCI0_33MHZ.CLK, REQ<0>




CAD NOTE:
 PLACE RP3B2 CLOSE TO
 THE AD LINES




PCI CONNECTOR 1 AND DECOUPLING

SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		ROOM=PCI1
PAGE TITLE: PCI CONNECTOR 1		REV: 1.0
INTEL PLATFORM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:02:45 2001	SHEET: 25

DRAWING



CAD NOTE:
PLACE RP3B2 CLOSE TO
THE AD LINES






PCI CONNECTOR 2 AND DECOUPLING

ROOM=PCI2	
SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD	
PAGE TITLE: PCI CONNECTOR 2	REV: 1.0
INTEL PLATFORM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:02:41 2001 SHEET: 26

DRAWING




THIS CONN IS CLOSEST FROM ICH2



PCI CONNECTOR 3 AND DECOUPLING

SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		ROOM=PCI3
PAGE TITLE: PCI CONNECTOR 2		REV: 1.0
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:02:36 2001	SHEET: 27


DRAWING



DRAWING

PCI33 TERMINATION

ROOM=PCI33_TERM	
SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD	
PAGE TITLE: PCI33 TERMINATION	
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:02:31 2001
REV: 1.0	SHEET: 28









ROOM=IDEPRI
ROOM=IDESEC

SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		REV: 1.0
PAGE TITLE: IDE PRIMARY / SECONDARY		SHEET: 29
INTEL PLATFORM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:02:25 2001	

DRAWING

IDE PRIMARY / SECONDARY



DRAWING


P64H

SCHEMATIC TITLE:		ROOM=P64H
INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		
PAGE TITLE:		REV: 1.0
P64H		
INTEL PLATFORM APPS ENG.	LAST REVISED:	SHEET: 30
1900 PRAIRIE CITY ROAD	Thu May 17 14:02:20 2001	
FOLSOM, CALIFORNIA 95630		

THIS CONN IS FIFTH FROM ICH2
 PCI64 CONN 1, DEVICE 8 (8H), IDSEL P66_AD<24>, PCI0_66MHZ_CLK, REQ<0>
PCI64 SLOT 1
 3.3 VOLT SLOTS

201082-292
 TH
 J1B1

201082-292
 TH
 J1B1



CAD NOTE:
 10.01 UF CAP SHOULD BE <0.25 INCHES>
 IF FROM M56EN PIN

CAD NOTE:
 PLACE RPS3 CLOSE TO
 THE AD LINES.

DRAWING

PCI64 SLOT 1

ROOM=PCI66_1	
SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD	
PAGE TITLE: PCI64 SLOT1	
REV: 1.0	SHEET: 31
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	
LAST REVISED: Thu May 17 14:02:15 2001	



THIS CONN IS FOURTH FROM ICH2
 PCI64 CONN21, DEVICE 9 <9H>, IDSEL P66_AD<25>, PC11_66MHZ_CLK, REQ<1>
PCI64 SLOT 2
 3.3 VOLT SLOTS

201062-292
 TH
 J2B1



201062-292
 TH
 J2B1

SLOT 2



SB3V +12V
 +5V -12V




RESERVED	A9
RESERVED	B10
RESERVED	A11
RESERVED	B14
RESERVED	B53
RESERVED	B52
RESERVED	A52
RESERVED	B53
RESERVED	A54
3.3VAC	
5V	A5
5V	B5
5V	B6
5V	A6
5V	A61
5V	A62
5V	B62
12V	A2
N12V	B1



CAD NOTE:
 PLACE RP20 CLOSE TO
 THE AD LINES.



CAD NOTE:
 10.01 UF CAP SHOULD BE <0.25 INCHES>
 IFROM M56EN PIN




PCI64 SLOT2

ROOM=PCI66_2	
SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD	
PAGE TITLE: PCI64 SLOT2	REV: 1.0
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:02:11 2001 SHEET: 32

DRAWING

NOTES:

- * PLACE 1000PF CAP CLOSE TO HECETA
- * DIFFERENTIAL PAIR 10 MIL TRACING WITH 10 MIL SPACING WITH GROUND GUARD TRACES ON EACH SIDE FOR THERMDP THERMDN
- * HECETA4 VID[0..4] HAS INTERNAL WEAK PULL-UP (<100K).




DRAWING

HECETA 4

ROOM=HECETA

SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD	
PAGE TITLE: HECETA 4	
INTEL PLATFORM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:02:02 2001
REV: 1.0	SHEET: 34





DRAWING

GLUECHIP 3

ROOM=GLUE	
SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD	
PAGE TITLE: GLUECHIP 3	
REV: 1.0	SHEET: 35
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:01:58 2001

TBL# JUMPER SETTINGS	
2-3	LOCK ENABLE
NO JUMPER	LOCK DISABLE




NEED SPACE FOR SOCKET 201138-032

CAD/DESIGN NOTE: ALL PINS MUST HAVE TP'S TO SUPPORT FLASH PROGRAMMING

DRAWING

FIRMWARE HUB

SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		ROOM=FWH
PAGE TITLE: FIRMWARE HUB		REV: 1.0
INTEL PLATFORM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:01:53 2001	SHEET: 36




DRAWING

PS2 KEYBOARD AND MOUSE

ROOM=PS2_MOUSE


SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		REV: 1.0
PAGE TITLE: PS2 KEYBOARD AND MOUSE		SHEET: 38
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:01:45 2001	



SERIAL PORT

DRAWING


SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		ROOM=SERIAL
PAGE TITLE: SERIAL PORT		REV: 1.0
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:01:41 2001	SHEET: 39



DRAWING

PARALLEL PORT

ROOM=PARALLEL	
SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD	
PAGE TITLE: PARALLEL PORT	
REV: 1.0	SHEET: 40
INTEL PLATFORM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:01:37 2001




DRAWING

FLOPPY DRIVE PORT

ROOM=FLOPPY


SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		REV: 1.0
PAGE TITLE: FLOPPY DRIVE PORT		SHEET: 41
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:01:32 2001	



DRAWING

USB CONNECTORS

SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		ROOM=USB
PAGE TITLE: USB CONNECTORS		REV: 1.0
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:01:26 2001	SHEET: 42




ROOM=USB_WAKE

SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD	
PAGE TITLE: WAKE ON USB	REV: 1.0
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:01:21 2001 SHEET: 43

DRAWING


WAKE ON USB



DRAWING

AD1881 AUDIO CODEC


SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		ROOM=AUDIO
PAGE TITLE: AD1881 AUDIO CODEC		REV: 1.0
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:01:18 2001	SHEET: 44



DRAWING

LINE IN / OUT

ROOM=AUDIO	
SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD	
PAGE TITLE: LINE IN / OUT	
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:01:12 2001
REV: 1.0	SHEET: 45





DRAWING

MICROPHONE IN

ROOM=AUDIO


SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		REV: 1.0
PAGE TITLE: MICROPHONE IN		SHEET: 46
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:01:08 2001	




DRAWING

AUDIO NET & VREG

ROOM=AUDIO	
SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD	
PAGE TITLE: AUDIO NET & VREG	REV: 1.0
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:01:03 2001
	SHEET: 47




CHASSIS INTRUSION




AUDIO CONNECTOR

BATTERY




CAD NOTE: PLACE NEAR ICH



CHASSIS INTRUSION, AUDIO AND BATTERY

ROOM=STACKED AUDIO
ROOM=INTRUSION

SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		REV: 1.0
PAGE TITLE: CHASSIS INTRUSION & AUDIO		SHEET: 48
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:00:58 2001	




ROOM=FRNT_PNL
ROOM=SPEAKER

SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD	
PAGE TITLE: FRONT PANEL HEADERS	
REV: 1.0	SHEET: 49
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	
LAST REVISED: Thu May 17 14:00:53 2001	

FRONT PANEL HEADERS / SPEAKER

DRAWING

FUNCTION	ISOL_TCK	ISOL_TI	ISOL_EX
NORMAL	0	0	0
XOR	0	1	1
ISOLATE	1 (1-4)	1 (2-5)	1 (3-6)



CAD NOTE:
PLACE NEXT TO PINS 19, 23

CAD: PLACE NEAR 82562EM

CAD NOTE:
PLACE NEXT TO RJ45 FOR EMI

82562EM + (LAN W/AOL)

ROOM=LAN

SCHEMATIC TITLE:
INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD

PAGE TITLE:
82562EM + (LAN W/AOL)


REV:
1.0

INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD, FOLSOM, CALIFORNIA 95630


LAST REVISED:
Thu May 17 14:00:48 2001

SHEET:
50


VREF CIRCUIT FOR AGP 4X




VREF CIRCUITS FOR RAMBUS



VREF CIRCUITS FOR HUB INTERFACE





VREF CIRCUIT FOR HUB INTERFACE B





ROOM=GTL_VREF_P0

ROOM=GTL_VREF_P0




ROOM=GTL_VREF_P1

ROOM=GTL_VREF_P1



VREF CIRCUIT FOR GTL+


ROOM=GTL_VREF_MCH



AGP, RSL, GTL+ & HUB LINK VREF CIRCUITS

SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD	
PAGE TITLE: AGP, RSL, GTL+ & HL VREF	
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	REV: 1.0 LAST REVISED: Thu May 17 14:00:42 2001
SHEET: 51	




WTX PSU SIGNAL TABLE
 PS_ON = 10K PULL UP TO 5VSB INTERNAL TO PSU
 FAN_C = 10K PULL UP TO 5V INTERNAL TO PSU
 SLEEP = 10K PULL UP TO 3.3V AUX INTERNAL TO PSU
 PS_OK = 10K PULLUP TO 5V INTERNAL TO PSU



CAD NOTES:
 *ROUTE 5V_SENSE AND 5V_SENSE_RTN IN PARALLEL TO 5V & GND NEAR CENTER OF BASEBOARD. ADD 20 MILS CLEARANCE ON BOTH SIDED OF THE PAIRS.
 *ROUTE 3.3V_SENSE AND 3.3V_SENSE_RTN CLOSE TO AGP CONNECTOR. ADD 20 MILSCLEARANCE ON BOTH SIDE OF THE PAIRS.

CAD NOTE:
 OBTAIN POWER GROUP INPUT ON ROUTING OF SENSE LINES

CAD NOTES:
 * PLACE 0.1UF IN THE MIDDLE OF PWR_GD_PS NET.
 *PLACE 470PF CLOSE TO CONNECTOR




ROOM=PWRCONN_BASE

SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		REV: 1.0
PAGE TITLE: POWER SUPPLY CONNECTORS		SHEET: 52
INTEL PLATFORM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:00:37 2001	

DRAWING

POWER SUPPLY CONNECTORS



NOTE:
HEAT-SINK FOR UR IS IPN 701073-001
HEAT-SINK CLIP IS IPN XXXXXX-XXX


DRAWING

CPU VOLTAGE REGULATORS


SCHEMATIC TITLE: INTEL (R) 860 CHIPSET CUSTOMER REFERENCE BOARD		REV: 1.0
PAGE TITLE: CPU VOLTAGE REGULATORS		SHEET: 53
INTEL PLATFORM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:00:31 2001	

ROOM=UR




AGP PRO TERMINATION



1.8V REGULATOR



STANDBY 1.8 V REGULATOR




SCHEMATIC TITLE:		INTEL (R) 860 CHIPSET CUSTOMER REFERENCE BOARD
PAGE TITLE:		VOLTAGE REGULATORS
ROOM=POWER_SEQ	ROOM=V_AGP	ROOM=1_8VREG
ROOM=VREG_SB1_1.8V	ROOM=VREG_SB1_1.8V	ROOM=VREG_SB1_1.8V
LAST REVISED:		Thu May 17 14:00:25 2001
REV:		1.0
SHEET:		54

VOLTAGE REGULATORS


DRAWING

CAD NOTES:
 +12V TRACE TO PNP = 100MILS
 +12 VOLT TRACE TO FAN HEADERS = 100MILS
 BUTTERFLY PLANE 1 ON Q12
 LOCATE ON BOARD EDGE NEAR AIR FLOW


NOTE:
 * D-PACK NEEDS 1 SQ PLANE ON TOPSIDE WITH VIA TO GROUND PLANE.
 * LOCATE RT3H1 AWAY FROM Q3H3 1-2.



CPU FAN HEADERS





FAN MUX



SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		REV: 1.0
PAGE TITLE: FAN CONTROL		SHEET: 55
ROOM=FAN_CONTROL	INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:00:20 2001

STANDBY LED















MOUNTING HOLES

DRAWING

VID JMPR'S MOUNTING HOLES, SB LED

SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		
PAGE TITLE: VID JMPR MNT HOLE, SB LED		REV: 1.0
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:00:09 2001	SHEET: 57



DRAWING

SPARE COMPONENTS

SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		REV: 1.0
PAGE TITLE: SPARE COMPONENTS		SHEET: 58
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 13:59:59 2001	