Single Port, Low Power, 10 / 100 / 1000BASE-T PHYwith GMII / MII, RGMII, TBI and RTBI MAC Interfaces

## 1 General Description

Enabling widespread, low-cost, Gigabit-to-the-Desktop deployment, Cicada's low-power, single chip CIS8201 integrates a complete triple speed (10BASE-T, 100BASETX, and 1000BASE-T) Ethernet physical layer transceiver in two small footprint package options. RJ-45 footprint compatible options are a 128-pin Plastic Low-Profile Quad Flat Pack (LQFP) package, and a 11x11mm footprint 100ball LBGA package.

The 1000BASE-T transceiver features the industry standard GMII/MII, plus the pin-saving RGMII / RTBI system interfaces. Unlike competitors' products, the CIS8201 integrates self-calibrating series termination resistors on MAC interface pins, simplifying system design significantly by eliminating more than a dozen external components. These innovative terminations also reduce PCB layout complexity, increase system timing margins, and minimize EMI engineering challenges. In addition, the CIS8201 includes innovative on-chip RGMII timing compensation circuits on the MAC interface pins to simplify PCB design.

The twisted pair interface includes an innovative internal hybrid and a very low EMI line driver with robust Cable Sourced ESD (CESD) performance, allowing the use of the lowest-cost $1: 1$ magnetic modules, minimum external components, and less complex PCB traces. To further reduce system complexity and cost, the CIS8201 can optionally be powered from a single 3.3 V power supply when utilizing the device's on-chip regulator control circuit to produce the 1.5 V core power supply voltage.

The CIS8201 leverages Cicada's proprietary 2nd generation SimpliPHY ${ }^{\text {TM }}$ DSP Technology, key to enabling an extremely low-power Gigabit PHY on a single chip. Cicada's mixed signal and DSP architecture yields robust performance, supporting both full- and half-duplex 10BASE-T, 100BASE-TX, and 1000BASE-T Ethernet over unshielded twisted pair (UTP) cable, with more than 5dB of design margin with respect to all worst-case impairments (NEXT, FEXT, Echo, and system noise). The industry's highest-performance, low-power DSP-based transceiver utilizes an optimum trellis decoding algorithm in concert with all digital gain control and timing recovery.

To enable maximum network management feedback to the host system and the user, Cicada-provided software routines, referred to as the VeriPHY ${ }^{\top \mathrm{M}}$ Link Management Suite, allow extensive network and cable plant operating and status information, such as the cable length and the effective Bit Error Rate (BER), to be easily integrated with NIC or switch software, greatly simplifying Gigabit Ethernet network deployment and management.

## 2 System Diagram



Figure 2-1. CIS8201 System Diagram

## 3 Features

- <1.0W power consumption
- Optional on-chip regulator control circuit
- Advanced Power Management complies with PC99/ PC2000, Wake on LAN ${ }^{\text {M }}, \& \operatorname{PCI} 2.2$ power requirements
- Fully IEEE 802.3, 802.3u (10BASE-T, 100BASE-TX), \& 802.3ab (1000BASE-T) compliant
- Automatic detection \& correction of cable pair swaps, pair skew, \& pair polarity, along with an Auto MDI/MDI-X crossover function
- Choice of standard GMII/MII or TBI, or pin-saving RGMII/RTBI interfaces
- Self-calibrating, series termination resistors on MAC interface pins
- Unique on-chip RGMII timing compensation supports both 2.5 V and 3.3 V RGMII operation
- Optional integrated oscillator circuit
- >10KB jumbo frame support with programmable synchronization FIFOs
- Six direct drive LED pins
- Low EMI line drivers with robust CESD performance
- Manufactured in mainstream, 3.3V/1.5V digital CMOS process
- Choice of two small footprint packages:
- 14x20mm LQFP
- 11x11mm LBGA


## Benefits

- Eliminates expensive regulators, heat sinks \& fans
- Enables a single 3.3 V supply design for lowest cost
- Enables widespread, low-cost, 1000BASE-T deployment in desktop LOM, NICs, \& switches
- Ensures full specification compliance \& seamless deployment throughout Category-5 networks with the industry's highest performance \& noise immunity
- Compatible with first generation 1000BASE-T PHYs, allowing trouble-free migration to 1000BASE-T by minimizing common interoperability problems
- Connects to existing GMII and TBI-based MACs, or significantly reduces pin-count requirements on MAC \& switching ASICs from 24 (GMII) to 12 (RGMII).
- Eases board designs \& EMI challenges, improves MAC I/F signal integrity, lowers power consumption, \& eliminates $>12$ external components on a system board
- Decreases board design efforts, increases PCB timing margins \& yields, \& shortens time to market
- Supports single low-cost 25 MHz crystal, or either a 25 MHz or 125 MHz standard reference clock input
- Provides for maximum jumbo frame sizes in custom SAN \& LAN systems
- LED flexibility with minimum external components
- Reduces EMI \& qualification engineering risks \& efforts
- Minimizes costs \& enables highest PHY integration levels \& process portability
- Low cost plastic packaging compatible with compact PC LAN-on-Motherboards
- Workgroup and Desktop Switches/Routers
- SAN Switches and NAS Appliances


## 5 Device Block Diagram



Figure 5-1. CIS8201 Block Diagram

## Table of Contents

1 General Description ..... 1
2 System Diagram ..... 1
3 Features \& Benefits ..... 2
4 Applications ..... 2
5 Device Block Diagram ..... 3
6 Relevant Specifications \& Documentation ..... 11
7 Data Sheet Conventions ..... 12
8 Functional Overview ..... 13
8.1 MAC Interface (GMII / RGMII / MII, or TBI / RTBI) ..... 13
8.2 Twisted Pair Interface (TPI) ..... 13
8.3 Serial Management Interface (SMI) ..... 14
8.4 Parallel LED Interface (PLI) ..... 14
8.5 System Clock Interface (SCI) ..... 14
8.6 Test Mode Interface (TMI) ..... 14
8.7 Analog Front End (AFE) ..... 14
8.8 DSP DATA Pump CORE ..... 15
8.9 Physical Coding Sublayer (PCS) ..... 15
8.10 Synchronization FIFOs ..... 16
8.11 Optional Fixed Power Supply Regulator ..... 16
9 Package Pin Assignments \& Signal Descriptions ..... 17
9.1128 Pin LQFP Package Pinout Diagram ..... 17
$9.211 \times 11 \mathrm{Mm} 100$ Ball LBGA Package Ballout Diagram. ..... 18
9.3 PIN DESCRIPTIONS ..... 19
9.4 Signal Type Descriptions ..... 19
9.5 MAC Transmit Interface Pins (MAC TX) ..... 20
9.6 MAC Receive Interface Pins (MAC RX) ..... 22
9.7 TWisted Pair Interface Pins (TPI) ..... 25
9.8 Serial Management Interface Pins (SMI) ..... 27
9.9 Configuration and Control Pins (Config) ..... 27
9.10 System Clock Interface Pins (SCI) ..... 29
9.11 Parallel LED Interface Pins (PLI) ..... 29
9.12 JTAG TESt Access Port (TAP) ..... 30
9.13 Regulator Control and Analog Bias Pins (AP) ..... 30
9.14 No CONNECTS (NC) ..... 31
9.15 Digital Power Supply Pins for LQFP Package. ..... 31
9.16 Digital Power Supply Pins for LBGA Package ..... 31
9.17 ANalog Power Supply Pins for LQFP Package ..... 32
9.18 Analog Power Supply Pins for LBGA Package ..... 32
10 System Schematics ..... 33
10.1 General System Schematic (Separate 3.3V and 1.5V Supply Application with Regulator Disabled) ..... 33
10.2 Separate 3.3V and 1.5V Power Supply Configuration ..... 34
10.3 3.3V POWER SUPPLY WITH OptIonal Fixed Regulator at 1.5V ..... 35
10.4 PLI CONNECTIONS ..... 36
11 MAC Interfaces ..... 37
11.1 GMII MAC I/F ..... 37
11.2 MII MAC I/F ..... 38
11.3 RGMII MAC I/F ..... 39
11.4 TBI MAC I/F ..... 40
11.5 RTBI MAC I/F ..... 41
12 Serial Management Interface (SMI) ..... 42
12.1 SMI INTERRUPT ..... 43
13 Parallel LED Interface ..... 44
14 Test Mode Interface (JTAG) ..... 45
14.1 Supported Instructions and Instruction Codes ..... 46
14.2 Boundary-Scan Register Cell Order ..... 47
14.3 NAND Tree Test Mode ..... 49
15 Initialization \& Configuration ..... 50
15.1 RESETS ..... 50
15.2 Power-Up SEQUENCE ..... 50
15.3 Manual Configuration ..... 51
15.4 Auto-Negotiation ..... 51
15.5 MAC I/F Configuration ..... 52
15.6 System Clock Interface (SCI) ..... 52
15.7 Auto MDI / MDI-X FUNCTION ..... 53
15.8 Parallel LED I/F ..... 54
15.9 ActiPHYTM PoWer Management ..... 54
15.10 Power Supply Decoupling and Board Layout Guidelines ..... 54
16 Mil Register Set Conventions ..... 55
16.1 MII Register Names \& Addresses ..... 55
16.2 RESET-STICKY BITS ..... 56
16.3 MII Register Map Quick Reference (Sheet 1 of 2) ..... 57
16.4 Mil Register Map Quick Reference (Sheet 2 of 2) ..... 58
17 MII Register Descriptions ..... 59
17.1 Register 0 (OOH) - Mode Control Register ..... 59
17.2 Register 1 (01H) - Mode Status Register ..... 61
17.3 Register 2 (02H) - PHY Identifier Register \#1 ..... 63
17.4 Register 3 (ОЗH) - PHY Identifier Register \#2 ..... 63
17.5 Register 4 (04H) - Auto-Negotiation Advertisement Register ..... 64
17.6 Register 5 (05h) - Auto-Negotiation Link Partner Ability Register ..... 65
17.7 Register 6 (06h) - Auto-Negotiation Expansion Register ..... 66
17.8 Register 7 (07h) - Auto-Negotiation Next-Page Transmit Register. ..... 67
17.9 Register 8 (08H) - Auto-Negotiation Link Partner Next-Page Receive Register ..... 68
17.10 Register 9 (09H) - 1000BASE-T CONtrol Register ..... 69
17.11 Register 10 (ОAH) - 1000BASE-T Status Register ..... 71
17.12 Register 11 (ОВн) - Reserved Register ..... 73
17.13 Register 12 (OCH) - Reserved Register ..... 73
17.14 Register 13 (ODH) - Reserved Register ..... 73
17.15 Register 14 (OEH) - Reserved Register ..... 73
17.16 Register 15 (OFH) - 1000BASE-T Status Extension Register \#1 ..... 74
17.17 Register 16 (10H) - 100BASE-TX Status Extension Register ..... 75
17.18 Register 17 (11H) - 1000BASE-T Status Extension Register \#2 ..... 77
17.19 Register 18 (12H) - Bypass Control Register ..... 79
17.20 Register 19 (13H) - Receive ERror Counter Register ..... 82
17.21 Register 20 (14H) - False Carrier Sense Counter Register. ..... 82
17.22 Register 21 (15H) - Disconnect Counter Register ..... 82
17.23 Register 22 (16H) - 10BASE-T Control \& Status Register ..... 83
17.24 Register 23 (17H) - Extended PHY Control Register \#1 ..... 85
17.25 Register 24 (18H) - Extended PHY Control Register \#2 ..... 87
17.26 REgister 25 (19H) - Interrupt Mask Register ..... 89
17.27 Register 26 (1AH) - Interrupt Status Register. ..... 91
17.28 Register 27 (1BH) - Parallel LED Control Register. ..... 93
17.29 Register 28 (1CH) - Auxiliary Control \& Status Register ..... 95
17.30 Register 29 (1Dh) - Delay Skew Status Register ..... 98
17.31 Register 30 (1EH) - Reserved Register ..... 99
17.32 Register 31 (1FH) - Reserved Register ..... 99
18 Electrical Specification ..... 100
18.1 Absolute Maximum Ratings ..... 100
18.2 Recommended Operating Conditions ..... 101
18.3 THERMAL APPLICATION DATA ..... 102
18.4 THERMAL SPECIFICATIONS ..... 102
18.5 Current and Power Consumption - Application Scenarios ..... 103
18.6 CRystal Specifications ..... 105
18.7 Regulator Specifications. ..... 105
19 DC Specifications ..... 106
19.1 Digital Pins ..... 106
19.2 Twisted Pair Interface Pins ..... 106
20 AC Timing Specifications ..... 107
20.1 GMII Mode Transmit Timing (1000BASE-T) ..... 107
20.2 GMII Mode Receive Timing (1000BASE-T) ..... 108
20.3 MII Transmit Timing (100Mb/s) ..... 109
20.4 MII Receive Timing (100Mb/s). ..... 109
20.5 100BASE-TX TRANSMIT PACKET DEASSERTION TIMING ..... 110
20.6 100BASE-TX Transmit Timing (tR/F \& Jitter) ..... 111
20.7 100BASE-TX RECEIVE PACKET LATENCY TIMING ..... 112
20.8 100BASE-TX Receive Packet Deassertion Timing ..... 113
20.9 RGMII/RTBI Mode Timing ..... 114
20.9.1 RGMII/RTBI-Uncompensated Mode Timing ..... 114
20.9.2 RGMII/RTBI-Compensated Mode Timing ..... 115
20.10 TBI Mode Transmit Timing ..... 118
20.11 TBi Mode Receive Timing ..... 119
20.12 Auto-Negotiation Fast Link Pulse (FLP) Timing ..... 120
20.13 JTAG Timing ..... 121
20.14 SMI Timing ..... 122
20.15 MDINT\# Timing ..... 122
20.16 Power-Down and Reset Timing ..... 123
20.17 REFCLK TIMING ..... 124
20.18 CLK125 Timing ..... 125
20.19 Regulator Timing ..... 126
20.20 Oscillator Timing ..... 126
20.21 Isolation Timing ..... 127
21 Magnetics Specifications ..... 128
22 Important Design Considerations ..... 129
22.1 GMII Transmit and Receive ..... 129
22.2 Return Loss Compensation ..... 129
22.3 Shorted Center Taps on TPI Interface ..... 129
22.4 Isolate Bit Considerations ..... 129
22.5 Transmit Waveforms ..... 130
22.6 CRS LATENCY ..... 130
23128 Pin LQFP Mechanical Specification ..... 131
24 100-Ball LBGA Mechanical Specification ..... 132
25 Ordering Information ..... 134
26 PRODUCT SUPPORT ..... 135
26.1 Available Documents and Application Notes ..... 135
26.2 CONTACT INFORMATION. ..... 135
27 Document History \& Notices ..... 136

## List of Figures

Figure 2-1. CIS8201 System Diagram ..... 1
Figure 5-1. CIS8201 Block Diagram ..... 3
Figure 9-1. CIS8201 Package Pinout ..... 17
Figure 9-2. CIS8201 Twisted Pair Interface ..... 26
Figure 10-1. General System Schematic (shown with GMII and 3.3V I/O) ..... 33
Figure 10-2. Power Supply and Regulator Connections for a 3.3V I/O Application with Separate 3.3V and 1.5V Power Supplies ..... 34
Figure 10-3. Power Supply Connections for a 3.3V i/O Application with a Single 3.3V Supply and Optional Fixed 1.5VRegulator35
Figure 10-4. PLI Connections for All PHY Address and REG_EN Bits = 0 ..... 36
Figure 10-5. PLI Connections for All PHY Address and REG_EN Bits = 1 ..... 36
Figure 11-1. GMII MAC Interface ..... 37
Figure 11-2. MII MAC Interface ..... 38
Figure 11-3. RGMII MAC Interface ..... 39
Figure 11-4. TBI MAC Interface ..... 40
Figure 11-5. RTBI MAC Interface ..... 41
Figure 12-1. MDIO Read Frame ..... 43
Figure 12-2. MDIO Write Frame ..... 43
Figure 12-3. Logical Representation of MDINT\# Pin ..... 43
Figure 13-1. LeD Output Pin Equivalent Circuit ..... 44
Figure 14-1. Test Access Port and Boundary Scan Architecture ..... 45
Figure 14-2. NAND Tree Logic Diagrams ..... 49
Figure 15-1. MDI / MDI-X Crossover Example ..... 54
Figure 20-1. GMII Transmit AC Timing in 1000BASE-T Mode ..... 107
Figure 20-2. GMII Receive AC Timing in 1000BASE-T Mode ..... 108
Figure 20-3. MII Transmit AC Timing (100Mb/s) ..... 109
Figure 20-4. Mil Receive AC Timing ( $100 \mathrm{Mb} / \mathrm{s}$ ) ..... 109
Figure 20-5. 100BASE-TX Transmit Packet Deassertion AC Timing ..... 110
Figure 20-6. 100BASE-TX Transmit AC Timing (TR/F \& Jitter) ..... 111
Figure 20-7. 100bASE-TX Receive Packet Latency AC Timing ..... 112
Figure 20-8. 100BASE-TX Receive Packet Deassertion AC Timing ..... 113
Figure 20-9A. RGMiI/RTBI Uncompensated AC Timing and Multiplexing ..... 115
Figure 20-9B. RGMII/RTBi Compensated AC Timing and Multiplexing ..... 116
Figure 20-10. TBI Transmit AC Timing ..... 118
Figure 20-11. TBi Receive AC Timing ..... 119
Figure 20-12. Auto-Negotiation FLP AC Timing ..... 120
Figure 20-13. JTAG Interface AC Timing ..... 121
Figure 20-14. SMI AC Timing ..... 122
Figure 20-16. Power-Down and Reset AC Timing ..... 123
Figure 20-17. REFCLK AC Timing ..... 124
Figure 20-18. CLK125 AC Timing ..... 125
Figure 20-19. Regulator AC Timing ..... 126
Figure 20-20. Oscillator AC Timing ..... 126
Figure 20-21. Isolation AC Timing. ..... 127
Figure 21-1. Integrated Magnetics ..... 129
Figure 23-1. 128 LQFP Mechanical Specification ..... 131
Figure 24-1. 100 LBGA Mechanical Specification - Page 1 of 2 ..... 132
Figure 24-2. 100 LBGA Mechanical Specification - Page 2 of 2 ..... 133

## List of Tables

Table 6-1. CIS8201 Relevant Specifications ..... 11
Table 7-1. Data Sheet Conventions ..... 12
TABLE 8-1. Synchronization FIFOs ..... 16
Table 9-1. Signal Type Descriptions ..... 19
Table 9-2. MAC TX Signal Descriptions ..... 20
Table 9-3. MAC RX Signal Descriptions ..... 22
Table 9-4. TPI Signal Descriptions ..... 25
Table 9-5. SMI Signal Descriptions ..... 27
Table 9-6. Config Signal Descriptions ..... 27
Table 9-7. SCI SIGNAL Descriptions ..... 29
Table 9-8. PLI Signal Descriptions ..... 29
Table 9-9. JTAG TAP Signal Descriptions ..... 30
Table 9-10. AP Signal Descriptions ..... 30
Table 9-11. NC Signal Descriptions ..... 31
Table 9-12. Digital Power Supply Signal Descriptions for LQFP Package ..... 31
Table 9-13. Digital Power Supply Signal Descriptions for LBGA Package ..... 31
Table 9-14. Analog Power Supply Signal Descriptions for LQFP Package ..... 32
Table 9-15. Analog Power Supply Signal Descriptions for LBGA Package ..... 32
Table 12-1. SMI Frame Format ..... 42
Table 13-1. Pli Bit Definitions ..... 44
Table 14-1. JTAG Device Identification Register Description ..... 45
Table 14-2. JTAG Interface Instruction Codes ..... 46
Table 14-3. JTAG Boundary-Scan Port Order ..... 48
Table 14-4. NAND Tree Chains ..... 49
Table 15-1. Initialization Types ..... 50
Table 15-2. MAC l/F Mode Descriptions ..... 52
Table 15-3. Accepted MDI Pair Connection Combinations. ..... 53
Table 16-1. Mil Register Bit Modes ..... 55
Table 16-2. Mil Register Names \& Addresses ..... 55
Table 16-3. Reset-Sticky Bits ..... 56
Table 17-1. 1000BASE-T Transmitter/Receiver Test Modes ..... 69
Table 17-2. 1000BASE-T Transmitter/Receiver Test Mode 4 - Quinary Symbols ..... 70
Table 17-3. CLK125 Pin Multiplexed Clock Signals ..... 80
Table 17-4. 10BASE-T Current Reference Trim Values ..... 84
Table 17-5. GMII Transmit Pin Ordering ..... 86
Table 17-6. 100/1000BASE-T Transmit Voltage Reference Trim Values ..... 88
Table 17-7. Configuration Control Pin Settings ..... 97
Table 18-1. Absolute Maximum Ratings ..... 100
Table 18-2. Recommended Operating Conditions ..... 101
Table 18-3. Thermal Application Data ..... 102
Table 18-4. Thermal Specifications - 128 pin LQFP ..... 102
Table 18-5. Thermal Specifications - 100 ball LBGA ..... 102
Table 18-6. Current and Power Consumption - Application I ..... 103
Table 18-7. Current and Power Consumption - Application il ..... 103
Table 18-8. Current and Power Consumption - Application III ..... 103
Table 18-9. Current and Power Consumption - Application IV ..... 104
Table 18-10. Crystal Specifications ..... 105
Table 18-11. Regulator Specifications ..... 105
Table 19-1. Digital Pins Specifications ..... 106
Table 19-2. TPI Transmitter DC Specifications ..... 106
Table 20-1. GMII Mode Transmit AC Timing Specifications (1000BASE-T). ..... 107
Table 20-2. GMII Mode Receive AC Timing Specifications (1000BASE-T). ..... 108
Table 20-3. MII Transmit AC Timing Specifications (100Mb/s) ..... 109
Table 20-4. Mil Receive AC Timing Specifications (100Mb/s). ..... 109
Table 20-5. 100BASE-TX Transmit Packet Deassertion AC Timing Specifications ..... 110
Table 20-6. 100BASE-TX Transmit AC Timing Specifications (tR/F \& Jitter) ..... 111
Table 20-7. 100BASE-TX Receive Packet Latency AC Timing Specifications ..... 112
Table 20-8. 100bASE-TX Receive Packet Deassertion AC Timing Specifications ..... 113
Table 20-9A. RGMII/RTBI-Uncompensated Mode AC Timing Specifications ..... 114
Table 20-9B. RGMII/RTBI-Compensated Mode AC Timing Specifications ..... 116
Table 20-10. TBI Mode Transmit AC Timing Specifications ..... 118
Table 20-11. TBi Mode Receive AC Timing Specifications ..... 119
Table 20-12. Auto-Negotiation FLP AC Timing Specifications. ..... 120
Table 20-13. JTAG Interface AC Timing Specifications ..... 121
Table 20-14. SMI AC Timing Specifications ..... 122
Table 20-15. MDINT\# AC Timing Specifications ..... 122
Table 20-16. Power-Down and Reset AC Timing Specifications ..... 123
Table 20-17. REFCLK AC Timing Specifications ..... 124
Table 20-18. CLK125 AC Timing Specifications ..... 125
Table 20-19. Regulator AC Timing Specifications ..... 126
Table 20-20. Oscillator AC Timing Specifications ..... 126
Table 20-21. Isolation AC Timing Specifications ..... 127
Table 21-1. Magnetics Specifications ..... 128
Table 25-1. Device Ordering Information ..... 134
Table 25-2. Evaluation System Ordering Information. ..... 134
Table 27-1. Document History \& Notices ..... 136

## 6 Relevant Specifications \& Documentation

The CIS8201 conforms to the following specifications. Please refer to these documents for additional information.

Table 6-1. CIS8201 Relevant Specifications

| Specification - Revision | Description |
| :---: | :--- |
| IEEE 802.3-2000 | Carrier Sense Multiple Access with Collision Detection (CSMA/CD) Access Method and Physical Layer <br> Specifications. IEEE 802.3-2000 consolidates and supersedes the following specifications: <br> 802.3ab (1000BASE-T), 802.3z (1000BASE-X), 802.3u (Fast Ethernet), with references to <br> ANSI X3T12 TP-PMD standard (ANSI X3.263 TP-PMD). |
| IEEE 1149.1-1990 | Test Access Port and Boundary Scan Architecture1. <br> Includes IEEE Standard 1149.1a-1993 and IEEE Standard 1149.1b-1994. |
| JEDEC EIA/JESD8-5 | $2.5 V \pm 0.2 V ~(N o r m a l ~ R a n g e), ~ a n d ~ 1.8 V ~ t o ~ 2.7 V ~(W i d e ~ R a n g e) ~ P o w e r ~ S u p p l y ~ V o l t a g e ~ a n d ~ I n t e r f a c e ~ S t a n-~$ <br> dard for Nonterminated Digital Integrated Circuits. |
| JEDEC JESD22-A114-B | Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM). <br> Revision of JESD22-A114-A. |
| JEDEC JESD22-A115-A | Electrostatic Discharge (ESD) Sensitivity Testing Machine Model (MM). <br> Revision of EIA/JESD22-A115. |
| JEDEC EIA/JESD78 | IC Latch-Up Test Standard. |
| MIL-STD-883E | Miltary Test Method Standard for Microcircuits. |
| RGMII Specification ${ }^{2}$ - v1.3, v2.0 | Reduced Pin-Count Interface for Gigabit Ethernet Physical Layer Devices (per Hewlett Packard). <br> Includes both RGMII and RTBI standards. |
| PICMG 2.16 | IP Backplane for CompactPCI. |

[^0]
## 7 Data Sheet Conventions

Conventions used throughout this data sheet are specified in the following table.
Table 7-1. Data Sheet Conventions

| Convention | Syntax | Examples | Description |
| :---: | :---: | :---: | :--- |
| Register <br> number | RegisterNumber.Bit <br> or <br> RegisterNumber.BitRange | 23.10 <br> $23.12: 10$ | Register 23 (address 17h), bit 10. <br> Register 23 (address 17h), bits 12, 11, and 10. |
| Signal name <br> (active high) | SIGNALNAME |  |  |
| Signal name <br> (active low) | SIGNALNAME\# $^{1}$ | PLLMODE | Signal name for PLLMODE. |
| Signal bus <br> name | BUSNAME[MSB:LSB] ${ }^{1}$ | PHYADD[4:2] | PHY Address bus, bits 4, 3, and 2. |

[^1]
## 8 Functional Overview

Cicada's single chip CIS8201 is a complete triple speed (10BASE-T, 100BASE-TX, and 1000BASE-T) low-power Ethernet physical layer transceiver. The CIS8201 transceiver is based on a highly robust DSP Data Pump architecture with a triple speed capable Analog Front End (AFE).

A number of innovative features have been engineered into the device with the primary goal of simplifying overall systems design and reducing power consumption, leading to reduced system complexity and cost.

At the systems level, the following components are required to interface to the CIS8201:

- A MAC device supporting any of the following interfaces: a GMII, MII, RGMII, TBI, or RTBI interface
- An optional Station Manager
- A single reference clock (either 25 MHz or 125 MHz ), or an optional single 25 MHz crystal
- One to three fixed power supplies, depending on the MAC I/F mode and the use of the optional on-chip regulator control circuit:
- GMII mode: 3.3 V and 1.5 V (or only 3.3 V with use of regulator)
- RGMII ${ }^{1}$ and RTBI modes: $3.3 \mathrm{~V}, 2.5 \mathrm{~V}$, and 1.5 V (or only 3.3 V and 2.5 V with use of regulator)
- A simple, external series pass type MOSFET transistor for supply regulation (optional)
- A 1:1 quad transformer module ${ }^{2}$
- Line termination resistors (on MAC TX and Media side only)
- Reference capacitor and resistor
- Power supply decoupling capacitors

The configurable PHY includes all the required physical layer functionality to support 1000BASE-T, 100BASE-TX, and 10BASE-T, in either half-duplex or full-duplex operation at each speed. The PHY port can be configured to connect with virtually any triple speed Ethernet MAC or Network Processor by individually selecting one of four available MAC interfaces: GMII (including MII for $10 \mathrm{M} / 100 \mathrm{Mb}$ modes), RGMII, RTBI, or TBI.

### 8.1 MAC Interface (GMII / RGMII / MII, or TBI / RTBI)

- Connects the CIS8201 PHY port to the appropriate layer 2 function, such as a triple speed Ethernet MAC.
- Supports both the IEEE standard Gigabit Media Independent Interface (GMII), or the more pin-efficient Reduced Gigabit Media Independent Interface (RGMII), without requiring a SERDES type interface to a MAC.
- All MAC interface output pins feature integrated, adaptively calibrated, 50 ohm series termination resistors to simplify PC board design, resulting in improved signal quality, elimination of all external series termination resistors, and lower on-chip power consumption.
- Supports operation in 10BASE-T and 100BASE-TX modes via the IEEE standard MII.
- Supports operation in 1000BASE-T via the IEEE Standard TBI or more pin-efficient RTBI interface.


### 8.2 Twisted Pair Interface (TPI)

- Connects the CIS8201 PHY port's four dual-duplex channels to an external 1:1 magnetic module.
- Implements an internal hybrid, which minimizes the number of external passive components and easily interfaces to several, readily available, quad transformer modules to support all three operating modes.

The CIS8201 also includes four shared interfaces, used for chip and board testing, in addition to configuring the PHY port's operating modes, or monitoring the status of the port.

[^2]
### 8.3 Serial Management Interface (SMI)

- Enables communication- and standards-specified configuration of the CIS8201 PHY port via a system controller, such as an external CPU or ASIC.
- Fully compliant with the IEEE 802.3 MII Management Interface specifications.
- Supports Management Data Clock (MDC) operating speeds from 0 MHz to approximately 12.5 MHz
- Provides a shared, open drain, interrupt pin (MDINT\#) to signal the Station Manager of any change in the operating conditions of the PHY port.
- Optional configuration pins, MODE (10, 100, and 1000), FRC_DPLX, and ANEG_DIS, provide an alternative, direct method for presetting the operating mode (speed and duplex) of the PHY port without the need for a dedicated station manager.


### 8.4 Parallel LED Interface (PLI)

- Enables the PHY port to communicate its operating conditions (e.g., duplex, link, speed, activity, collision, and quality) by directly driven status LEDs.


### 8.5 System Clock Interface (SCI)

- Generates all internal and external clocks from the internal PLL, maintaining clock synchronization throughout the device with very low jitter.
- Allows either a single 25 MHz or 125 MHz reference clock (or an optional reference crystal, used with the on-chip oscillator) to be used as the reference clock for the PHY.


### 8.6 Test Mode Interface (TMI)

- Enables IC manufacturing test and standard board-level testing through an industry standard JTAG 1149.1 Boundary Scan controller
- Facilitates the operation of several innovative analog and digital Built-in-Self-Test functions, which simplify and improve manufacturing test coverage, leading to reduced component and systems costs

The three major sub-functions for the CIS8201 PHY port are described in the following sections.

### 8.7 Analog Front End (AFE)

The CIS8201 employs an advanced, low-power, hybrid "PHY" architecture, utilizing a high speed AFE and an extremely gateand power-efficient, compact DSP core.

The analog front end, or "AFE", performs the following functions in each operating mode:

- Receive and transmit signal separation (via on-chip hybrid circuitry)
- Transmit wave filtering and shaping (PMA Transmit Filter and AFE TX DAC)
- Automatic gain control (VGA)
- Receive signal quantization (ADC)
- Digital timing recovery (ADC and VGA, in concert with DSP Data Pump Core)
- Link pulse detection

In the receive data path, digital words quantized by the PHY port's four ADCs are supplied to the PMA (Physical Media Attachment) for further processing by the various DSP Data Pump elements (Adaptive equalization, Echo cancellation, NEXT and FEXT cancellation, trellis decoder, and the digital timing recovery loop).

On the transmit data path, the digital transmit filters in the PMA provide digital transmit words in 3-bit PAM5 (1000BASE-T), 2-level MLT-3 (100BASE-TX), or Manchester-encoded format to the triple speed, pulse-shaping transmit DACs.

The AFE also includes an analog PLL, which generates all internal and externally-sourced clocks from either a 25 MHz or 125 MHz reference clock (or a reference crystal, used with the on-chip oscillator). The PLL also provides an optional, freerunning 125 MHz output clock for use as a highly accurate, low-jitter clock for use by other ICs in the system.

### 8.8 DSP Data Pump Core

Due to its robust, low-power DSP architecture, the CIS8201 eases interoperability concerns by maintaining error-free operation in the presense of extreme noise and interference and in substandard cabling environments. It aslo supports link partner frequency offset tolerances well outside the Ethernet specifications (typically $\pm 450 \mathrm{ppm}$ of local and link partner frequency offset tolerances).

The primary Receive functions performed within the DSP Data Pump include:

- Echo cancellation
- Crosstalk cancellation (near and far end)
- Baseline wander correction and cancellation
- Adaptive receive equalization
- Receive signal slicing
- Digital timing recovery
- Cable pair skew compensation
- Trellis decoding (or forward error correction)

Other functions performed by the DSP core include:

- Automatic pair swap detection and correction
- Automatic cable pair polarity compensation
- Automatic MDI crossover for all three speeds

The primary transmit function implemented by the DSP core is:

- Transmit pulse shaping


### 8.9 Physical Coding Sublayer (PCS)

The PCS is responsible for controlling all transmit and receive data interchanges with external MACs. Depending on which MAC interface is enabled on the PHY port, the PCS transfers data to and from the MAC at various word widths, in conjunction with several MAC interface-specific control signals.

For example, in 1000BASE-T mode, the PCS receive path includes three primary functions:

- Trellis decoding
- Symbol descrambling
- 4D-PAM5 symbol demapping

These elements serve together to:

- Convert PAM-5 symbols from the DSP core into 8-bit receive data symbols for transmission to the MAC on the RXD[7:0] output pins (GMII mode)
- Generate the associated receive data control and status signals (RX_DV, RX_ER) for use by the MAC

In 1000BASE-T mode, the PCS transmit path includes the following functions:

- Trellis encoding
- Symbol scrambling
- 4D-PAM5 symbol encoding

From a functional perspective, these elements serve together to:

- Convert transmit data words from the MAC on the TXD[7:0] pins (GMII mode) to PAM-5 symbols, which are sent to the transmit filters and DACs in the DSP core and AFE, respectively


### 8.10 Synchronization FIFOs

The PCS is also ultimately responsible for managing clock domain synchronization between the various clocks within, and delivered to, the CIS8201. For this purpose, the PHY port of the 8201 contains a synchronizing transmit FIFO to absorb frequency differences between the local PHY clock and transmit clocks delivered by a MAC in TBI, GMII, and RGMII/RTBI modes. In TBI/RTBI modes, the device also includes a receive synchronization FIFO. The following table summarizes available synchronization FIFOs for the various MAC interface operating modes. See MII Register 24 (Extended PHY Control Register \#2) for more information.

Table 8-1. Synchronization FIFOs

| MAC I/F Mode | RX FIFO | TX FIFO |
| :---: | :---: | :---: |
| GMII | N/A | Yes |
| MII | N/A | N/A |
| RGMII | N/A | Yes |
| TBI | Yes | Yes |
| RTBI | Yes | Yes |

### 8.11 Optional Fixed Power Supply Regulator

The CIS8201 can optionally be powered from a single 3.3 V power supply when utilizing the device's on-chip regulator control circuit to produce the 1.5 V core power supply voltage. The optional on-chip regulator control circuit drives a simple, external series pass type MOSFET transistor for supply regulation, enabling a single 3.3 V supply design for lowest cost. See Section 10 : "System Schematics" for more information.

## 9 Package Pin Assignments \& Signal Descriptions

### 9.1 128 Pin LQFP Package Pinout Diagram

For complete specifications, refer to Figure 23-1: "128 LQFP Mechanical Specification".


Figure 9-1. CIS8201 Package Pinout
$9.211 \times 11 \mathrm{~mm} 100$ Ball LBGA Package Ballout Diagram.

| 1 |  | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | A |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | TXIP_A | TXVP_A | REG EN or QUALITY | REF_FLT | REG_OUT | ADDR4 or ACTIVITY | OSC_EN or CLK125 | TX_EN | TX_ER | TXD0 |  |
| B | TXIN_A | TXVN_A | VREFP | REF_REXT | ADDR2 or LINK1000 | ADDR3 or DUPLEX | MODE10 | MODE1000 | TXD1 | TXD2 | B |
| C | TXIP_B | TXVP_B | NC | ADDR0 or LINK10 | ADDR1 or LINK100 | VDDDIG | MODE100 | ANEG_DIS | TXD3 | TXD4 | C |
| D | TXIN_B | TXVN_B | NC | vss | vss | vss | vddoig | PWDN\# | TXD5 | TXD6 | D |
| E | TXIP_C | TXVP_C | tXVDD | vss | vss | vss | vssio | vddo | TXD7 | TX_CLK | E |
| F | TXIN_C | TXVN_C | TXVDD | vss | vss | vss | vssıo | vddio | GTX_CLK | RX_CLK | F |
| G | TXIP_D | TXVP_D | vDDA33 | vss | vss | vss | vssio | vddo | RXDO | RXD1 | G |
| H | TXIN_D | TXVN_D | vDDA33 | vDDA15 | VDDA15 | VDDDIg | vodoig | vddo | RXD2 | RXD3 | H |
| J | PLLMODE | RESET\# | т | тСк | MDINT\# | mDIO | col | Rx_DV | RXD4 | RXD5 | J |
| K | XTAL2 | XTAL1 or REFCLK | TDO | тмS | TRST\# | MDC | CRS | RX_ER | RXD6 | RXD7 | K |
|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |  |

### 9.3 Pin Descriptions

Where applicable, all electrical specifications will adhere to the GMII/MII, RGMII/RTBI, and TBI specifications found in their respective standards documents (IEEE 802.3-2000 and RGMII Specification version 1.2a), unless otherwise noted.

### 9.4 Signal Type Descriptions

Table 9-1. Signal Type Descriptions

| Symbol | Signal Type |  |
| :---: | :---: | :--- |
| I | Digital Input | Description |
| $\mathrm{I}_{\mathrm{PU}}$ | Sigital Input with Pull-up | Standard digital input. Includes on-chip 100k $\Omega$ pull-up to VDDIO. |
| $\mathrm{I}_{\mathrm{PU}(5 \mathrm{~V})}$ | 5V-Tolerant Digital Input with <br> Pull-Up | 5V-tolerant digital input. Includes on-chip 100k $\Omega$ pull-up to VDDIO. |
| $\mathrm{I}_{\mathrm{PD}}$ | Digital Input with Pull-down | Standard digital input. Includes on-chip 100k $\Omega$ pull-down to VSSIO. |
| $\mathrm{O}_{\mathrm{ZC}}$ | Impedance Controlled Output | $50 \Omega$ integrated (on-chip) source series terminated, digital output signal. Used primarily for <br> timing-sensitive MAC I/F and 125MHz clock output pins, in addition to high speed <br> manufacturing test mode pins. |
| I/O | Digital Bidirectional | Tristate-able, digital input and output signal. |
| $\mathrm{I}_{\mathrm{PU}} / \mathrm{O}$ | Digital Bidirectional | Tristate-able, digital input and output signal. Includes on-chip 100k $\Omega$ pull-up to VDDIO. |
| $\mathrm{I}_{\mathrm{PD}} / \mathrm{O}$ | Digital Bidirectional | Tristate-able, digital input and output signal. Includes on-chip 100k $\Omega$ pull-down to VSSIO. |
| OD | Digital Open Drain Output | Open drain digital output signal. Must be pulled to VDDIO through an external pull-up resistor. |
| $\mathrm{A}_{\mathrm{DIFF}}$ | Analog Differential | Analog differential signal pair for twisted pair interface. |
| $\mathrm{A}_{\mathrm{BIAS}}$ | Analog Bias | Analog bias or reference signal. Must be tied to external resistor and/or capacitor bias <br> network, as shown in System Schematic. |
| NC | No Connect | No connect signal. Must be left floating. |

### 9.5 MAC Transmit Interface Pins (MAC TX)

Table 9-2. MAC TX Signal Descriptions (Sheet 1 of 2)

| LQFP Pin \# | LBGA <br> Ball \# | Signal Name MAC Interface Mode |  |  |  |  | Type | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TBI | RTBI | GMII | MII | RGMII |  |  |
| $\begin{aligned} & 60 \\ & 61 \\ & 62 \\ & 63 \end{aligned}$ | $\begin{gathered} \text { C9 } \\ \text { B10 } \\ \text { B9 } \\ \text { A10 } \end{gathered}$ | TX[3:0] | $\begin{aligned} & \text { TD[8:5] } \\ & \text { and } \\ & \text { TD[3:0] } \end{aligned}$ | TXD[3:0] | TXD[3:0] | $\begin{aligned} & \text { TD[7:4] } \\ & \text { and } \\ & \text { TD[3:0] } \end{aligned}$ | $\mathrm{I}_{\text {PD }}$ | Transmit Data Inputs (All modes). Transmit codegroup data is input on these pins synchronously to GTX_CLK in GMII mode, TXC in RTBI/RGMII modes, or PMA_TX_CLK in TBI mode. <br> Multiplexed Transmit Data Nibbles (RTBI mode). Bits [3:0] are synchronously input on the rising edge of TXC, and bits [8:5] on the falling edge of TXC. <br> Multiplexed Transmit Data Nibbles (RGMII mode). Bits [3:0] are synchronously input on the rising edge of TXC, and bits [7:4] on the falling edge of TXC. |
| $\begin{aligned} & 56 \\ & 57 \\ & 58 \\ & 59 \end{aligned}$ | $\begin{gathered} \text { E9 } \\ \text { D10 } \\ \text { D9 } \\ \text { C10 } \end{gathered}$ | TX[7:4] | Not used | TXD[7:4] | Not used | Not used | $\mathrm{I}_{\text {PD }}$ | Transmit Data Inputs (TBI mode). Transmit data is input on these pins synchronously to PMA_TX_CLK in TBI mode. <br> Transmit Data Inputs (GMII mode). Transmit data is input on these pins synchronously to GTX_CLK in GMII mode. |
| 65 | A8 | TX[8] | Not used | TX_EN | TX_EN | Not used | $\mathrm{I}_{\text {PD }}$ | Transmit Data Code Group, bit [8] (TBI mode). <br> Transmit Enable Input (GMII, MII modes). <br> Synchronized to the rising edge of GTX_CLK (1000Mb mode) or TX_CLK (100Mb mode), this input indicates valid data is present on the TXD bus. |
| 64 | A9 | TX[9] | $\begin{aligned} & \text { TD[9] } \\ & \text { and } \\ & \text { TD[4] } \end{aligned}$ | TX_ER | TX_ER | TX_CTL | $\mathrm{I}_{\text {PD }}$ | Transmit Data Code Group, bit [9] (TBI mode). <br> Multiplexed Transmit Data (RTBI mode). Bit [4] is synchronously input on the rising edge of TXC, and bit [9] on the falling edge of TXC. <br> Transmit Error Input (GMII, MII modes). When asserted, this synchronous input causes error symbols to be transmitted from the PHY when operating in 1000 Mb or 100 Mb modes. <br> Transmit Enable, Transmit Error Multiplexed Input (RGMII mode). This input is sampled by the PHY on opposite edges of TXC to indicate two transmit conditions of the MAC: 1) On the rising edge of TXC, this input serves as TXEN, indicating valid data is available on the TD input data bus. 2) On the falling edge of TXC, this input signals a transmit error from the MAC based on a logical derivative of TXEN and TXERR, per RGMII Specification v1.2a (section 3.4). |

Table 9-2. MAC TX Signal Descriptions (Sheet 2 of 2)

| LQFP Pin \# | LBGA <br> Ball \# | Signal Name MAC Interface Mode |  |  |  |  | Type | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TBI | RTBI | GMII | MII | RGMII |  |  |
| 55 | F9 | PMA_TX_ CLK | TXC | GTX_CLK | Not used ${ }^{1}$ | TXC | 1 | PMA Transmit Code-Group Clock Input (TBI mode). 125 MHz transmit code-group clock. This code-group clock is used to latch data into the PMA (in this case, the PHY) for transmission. <br> PMA_TX_CLK is also used by the transmitter clock multiplier unit to generate the 1250 MHz bit rate clock. PMA_TX_CLK has a $\pm 100 \mathrm{ppm}$ tolerance and is derived from GMII GTX_CLK. <br> Transmit Clock Input (RTBI mode). The transmit clock is 125 MHz with a $\pm 50 \mathrm{ppm}$ tolerance. <br> Transmit Clock Input (GMII mode). The transmit clock GTX_CLK is a $125 \mathrm{MHz} \pm 100 \mathrm{ppm}$ reference clock used to synchronize the TXD data code group, TXD[7:0], into the PCS. <br> Transmit Clock Input (RGMII mode). The transmit clock is either $125 \mathrm{MHz}(1000 \mathrm{Mb})$ or $25 \mathrm{MHz}(100 \mathrm{Mb} /$ 10 Mb ) with a $\pm 50 \mathrm{ppm}$ tolerance. |

[^3]
### 9.6 MAC Receive Interface Pins (MAC RX)

All output pins for the MAC interface include impedance-calibrated, tristate-able output drive capability.
Table 9-3. MAC RX Signal Descriptions (Sheet 1 of 3)

| LQFP Pin \# | LBGA Ball \# | Signal Name MAC Interface Mode |  |  |  |  | Type | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TBI | RTBI | GMII | MII | RGMII |  |  |
| $\begin{aligned} & 45 \\ & 46 \\ & 47 \\ & 48 \end{aligned}$ | $\begin{gathered} \text { H10 } \\ \text { H9 } \\ \text { G10 } \\ \text { G9 } \end{gathered}$ | RX [3:0] | $\begin{gathered} \mathrm{RD}[8: 5] \\ \text { and } \\ \mathrm{RD}[3: 0] \end{gathered}$ | RXD[3:0] | RXD[3:0] | $\begin{gathered} \operatorname{RD}[7: 4] \\ \text { and } \\ \operatorname{RD}[3: 0] \end{gathered}$ | $\mathrm{O}_{\mathrm{zc}}$ | Receive Data Code Group (TBI mode). Part of 10bit parallel receive code-group data. When code groups are properly aligned, any received code group containing a comma is clocked by PMA_RX_CLK1. <br> Multiplexed Receive Data Nibbles (RTBI mode). Bits [3:0] are synchronously input on the rising edge of RXC, and bits [8:5] on the falling edge of RXC. <br> Receive Data Code Group (GMII, MII modes). <br> Receive data is driven out of the device synchronously to the rising edge of RX_CLK. RXD[3] is the MSB; RXD[0] is the LSB. <br> Multiplexed Receive Data Nibbles (RGMII mode). Bits [3:0] are synchronously output on the rising edge of RXC, and bits [7:4] on the falling edge of RXC. |
| $\begin{aligned} & 41 \\ & 42 \\ & 43 \\ & 44 \end{aligned}$ | $\begin{gathered} \text { K10 } \\ \text { K9 } \\ \text { J10 } \\ \text { J9 } \end{gathered}$ | RX[7:4] | Leave pins unconnected | RXD[7:4] | Not used | Leave pins unconnected | $\mathrm{O}_{\mathrm{zc}}$ | Receive Data Code Group (TBI mode). Part of 10bit parallel receive code-group data. When code groups are properly aligned, any received code group containing a comma is clocked by PMA_RX_CLK1. <br> Receive Data Code Group (GMII mode). Receive data is driven out of the device synchronously to the rising edge of $R X$ _CLK. $R X D[7]$ is the MSB. <br> In MII, RGMII, and RTBI modes, these pins are not used. |
| 49 | F10 | $\begin{aligned} & \text { PMA_RX_ } \\ & \text { CLKO } \end{aligned}$ | RXC | RX_CLK | RX_CLK | RXC | $\mathrm{O}_{\mathrm{zc}}$ | PMA Receiver Clock 0 Output (TBI mode). The 62.5 MHz receive clock that the protocol device (MAC) uses to latch odd-numbered code groups in the received PHY bit stream. This clock may be stretched during code-group alignment and is not shortened. <br> Receive Clock Output (GMII, MII, and RGMII/RTBI modes). Receive data is sourced from the PHY synchronously on the rising edge of RX_CLK in GMII/MII modes, or RXC in RGMII/RTBI modes, and is the recovered clock from the media. |

Table 9-3. MAC RX Signal Descriptions (Sheet 2 of 3)

| LQFP | LBGA | Signal Name MAC Interface Mode |  |  |  |  | Type | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TBI | RTBI | GMII | MII | RGMII |  |  |
| 54 | E10 | $\begin{gathered} \text { PMA_RX_ } \\ \text { CLK1 } \end{gathered}$ | Leave pins unconnected | unused | TX_CLK | Leave pins unconnected | $\mathrm{O}_{\mathrm{zc}}$ | PMA Receiver Clock 1 Output (TBI mode). The 62.5 MHz receive clock that the protocol device (MAC) uses to latch even-numbered code groups in the received PHY bit stream. PMA_RX_CLK1 is $180^{\circ}$ out of phase with PMA_RX_CLKO. This clock may be stretched during code-group alignment and is not shortened. <br> Transmit Clock (MII mode). 25 MHz MII clock output used to synchronize TXD data in 100 Mb mode, or 2.5 MHz MII output clock to synchronize TXD data in 10 Mb mode. <br> In GMII, RGMII, and RTBI modes, these pins should be left unconnected since they are not used. |
| 39 | J8 | RX[8] | Leave pins unconnected | RX_DV | RX_DV | Leave pins unconnected | $\mathrm{O}_{\mathrm{zc}}$ | Receive Data Code Group, bit [8] (TBI mode). <br> Receive Data Valid Output (GMII, MII modes). RX_DV is asserted by the PHY to indicate that the PHY is presenting recovered and decoded data on the RXD[7:0] pins. RX_DV is synchronous with respect to RX_CLK. <br> In RGMII and RTBI modes, these output pins should be left unconnected since they are not used. |
| 40 | K8 | RX[9] | RD[9] and RD[4] | RX_ER | RX_ER | RX_CTL | $\mathrm{O}_{\mathrm{zc}}$ | Receive Data Code Group, bit [9] (TBI mode). <br> Multiplexed Receive Data (RTBI mode). Bit [4] is synchronously input on the rising edge of RXC, and bit [9] on the falling edge of RXC. <br> Receiver Error Output (GMII, MII modes). This active high output is synchronous to the received data clock (RX_CLK). For 1000Mb mode, this signal is asserted when error symbols or carrier extension symbols are received; in 100 Mb mode, it is asserted when error symbols are received. <br> Multiplexed Receive Data Valid / Receive Error Output (RGMII mode). In RGMII mode, this output is sampled by the MAC on opposite edges of RXC to indicate two receive conditions from the PHY: 1) on the rising edge of $R X C$, this output serves as RXDV, signaling valid data is available on the RD input data bus. 2) on the falling edge of RXC, this output signals a receive error from the PHY based on a logical derivative of RXDV and RXERR, per RGMII Specification v1.2a (section 3.4). |

Table 9-3. MAC RX Signal Descriptions (Sheet 3 of 3)

| LQFP Pin \# | LBGA Ball \# | Signal Name MAC Interface Mode |  |  |  |  | Type | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TBI | RTBI | GMII | MII | RGMII |  |  |
| 37 | K7 | COM_DET | Leave pins unconnected | CRS | CRS | Leave pins unconnected | $\mathrm{O}_{\mathrm{zc}}$ | Comma Detect Output (TBI mode). An indication that the code group associated with the current PMA_RX_CLK1 contains a valid comma. The TBI in the CIS8201 detects and code-group-aligns to the comma+ bit sequence. <br> Carrier Sense Output (GMII, MII modes). CRS is asserted high when a valid carrier is detected on the media. |
| 38 | J7 | RX_CLK125 | Leave pins unconnected | COL | COL | Leave pins unconnected | $\mathrm{O}_{\mathrm{zc}}$ | Receiver Clock 125MHz Output (TBI mode). This signal behaves differently, depending on whether TBI loopback mode is enabled: <br> 1) When no carrier is present on the media, this signal is the same as the device's free running output clock signal, CLK125. <br> 2) When a valid carrier is detected on the media, this output signal is the recovered clock from the TBl's data stream. <br> When switching from one of these three operating modes to another, RX_CLK125's low time will be extended, if necessary, to avoid clock glitching. <br> Collision Detect Output (GMII, MII modes). This output is asserted high when a collision is detected on the media. For full-duplex modes, this output is driven low. |

### 9.7 Twisted Pair Interface Pins (TPI) ${ }^{1}$

Table 9-4. TPI Signal Descriptions

| $\begin{aligned} & \text { LQFP } \\ & \text { Pin \# } \end{aligned}$ | LBGA Ball \# | Signal Name | Type | Description |
| :---: | :---: | :---: | :---: | :---: |
| 103 | A1 | TXIP_A | $A_{\text {difF }}$ | TX/RX Channel "A" Positive Hybrid Pair. <br> Positive differential pair connected to external termination resistors and then to the positive primary side of the transformer. This pin pair forms the positive signal of the "A" data channel. In all three speeds, these pins generate the secondary side signal, normally connected to RJ-45 pin 1. See Figure 9-2. |
| 104 | A2 | TXVP_A |  |  |
| 105 | B2 | TXVN_A | $A_{\text {difF }}$ | TX/RX Channel "A" Negative Hybrid Pair. <br> Negative differential pair connected to external termination resistors and then to the negative primary side of the transformer. This pin pair forms the negative signal of the "A" data channel. In all three speeds, these pins generate the secondary side signal, normally connected to RJ-45 pin 2. See Figure 9-2. |
| 106 | B1 | TXIN_A |  |  |
| 109 | C1 | TXIP_B | A ${ }_{\text {difF }}$ | TX/RX Channel "B" Positive Hybrid Pair. <br> Positive differential pair connected to external termination resistors and then to the positive primary side of the transformer. This pin pair forms the positive signal of the " B " data channel. In all three speeds, these pins generate the secondary side signal, normally connected to RJ-45 pin 3. See Figure 9-2. |
| 110 | C2 | TXVP_B |  |  |
| 111 | D2 | TXVN_B | A DIFF | TX/RX Channel "B" Negative Hybrid Pair. <br> Negative differential pair connected to external termination resistors and then to the negative primary side of the transformer. This pin pair forms the negative signal of the "B" data channel. In all three speeds, these pins generate the secondary side signal, normally connected to RJ-45 pin 6. See Figure 9-2. |
| 112 | D1 | TXIN_B |  |  |
| 115 | E1 | TXIP_C | $A_{\text {difF }}$ | TX/RX Channel "C" Positive Hybrid Pair. <br> Positive differential pair connected to external termination resistors and then to the positive primary side of the transformer. This pin pair forms the positive signal of the "C" data channel. In 1000Mb mode, these pins generate the secondary side signal, normally connected to RJ-45 pin 4 (pins not used in 10M/100M modes). See Figure 9-2. |
| 116 | E2 | TXVP_C |  |  |
| 117 | F2 | TXVN_C | $A_{\text {difF }}$ | TX/RX Channel "C" Negative Hybrid Pair. <br> Negative differential pair connected to external termination resistors and then to the negative primary side of the transformer. This pin pair forms the negative signal of the "C" data channel. In 1000Mb mode, these pins generate the secondary side signal, normally connected to RJ-45 pin 5 (pins not used in 10M/100M modes). See Figure 9-2. |
| 118 | F1 | TXIN_C |  |  |
| 121 | G1 | TXIP_D | A DIFF | TX/RX Channel "D" Positive Hybrid Pair. <br> Positive differential pair connected to external termination resistors and then to the positive primary side of the transformer. This pin pair forms the positive signal of the "D" data channel. In 1000Mb mode, these pins generate the secondary side signal, normally connected to RJ-45 pin 7 (pins not used in 10M/100M modes). See Figure 9-2. |
| 122 | G2 | TXVP_D |  |  |
| 123 | H2 | TXVN_D | A DIFF | TX/RX Channel "D" Negative Hybrid Pair. <br> Negative differential pair connected to external termination resistors and then to the negative primary side of the transformer. This pin pair forms the negative signal of the "D" data channel. In 1000Mb mode, these pins generate the secondary side signal, normally connected to RJ-45 pin 8 (pins not used in 10M/100M modes). See Figure 9-2. |
| 124 | H1 | TXIN_D |  |  |

[^4]* Refer to AN008 'Magnetic Recommendations for the CIS8201 \& CIS8204 - Application Note'


Resistors should be positioned as close to the PHY as possible.

Figure 9-2. CIS8201 Twisted Pair Interface

### 9.8 Serial Management Interface Pins (SMI)

Table 9-5. SMI Signal Descriptions

| LQFP <br> Pin \# | LBGA Ball \# | Signal Name | Type | Description |
| :---: | :---: | :---: | :---: | :---: |
| 29 | K6 | MDC | 1 | Management Data Clock. A 0 to 12.5 MHz reference input used to clock serial MDIO data into and out of the CIS8201. The expected nominal frequency is 2.5 MHz , as specified by the IEEE standard. This clock is typically asynchronous with respect to the PHY's transmit or receive clock. |
| 30 | J6 | MDIO | 1/0 | Management Data I/O. MDIO configuration and status data is exchanged on this pin bidirectionally between the PHY and the Station Manager, synchronously to the rising edge of MDC. This pin normally requires a $1.5 \mathrm{k} \Omega$ to $2 \mathrm{k} \Omega$ external pull-up resistor at the Station Manager. The value of the pull-up resistor depends on the MDC clock frequency and the maximum capacitive load on the MDIO pin. |
| 28 | J5 | MDINT\# | OD | Management Interrupt Output. This open drain, active low output signal indicates a change in the PHY's link operating conditions for which a station manager must interrogate to determine further information. See MII Registers 25 (bit 15) and 26 (bit 15) for more information. This pin should be pulled up to VDDIO at the Station Manager or controller through an external $10 \mathrm{~K} \Omega$ pull-up resistor. |
| $\begin{aligned} & 85 \\ & 86 \\ & 91 \\ & 92 \\ & 93 \end{aligned}$ | $\begin{aligned} & \text { A6 } \\ & \text { B6 } \\ & \text { B5 } \\ & \text { C5 } \\ & \text { C4 } \end{aligned}$ | ADDR(4)/ACTIVITY ADDR(3)/DUPLEX ADDR(2)/LINK1000 ADDR(1)/LINK100 ADDR(0)/LINK10 | $\mathrm{IPD} / \mathrm{O}_{\mathrm{zc}}{ }^{1}$ | PHY Address Bus (Input). In input mode, these pins set the 5-bit IEEE-specified PHY address. The states of these pins are latched when a hardware reset is deasserted. Onchip, $100 \mathrm{k} \Omega$ pull-down resistors provide a default PHY address of 0 . <br> LED Status (Output). In output mode, these pins serve as the five of the six available direct drive LED output pins (LINK1000, LINK100, LINK10, DUPLEX, and ACTIVITY). For more information, see Section 9.11: "Parallel LED Interface Pins (PLI)" and the diagrams in Section 10.4: "PLI Connections". |

${ }^{1}$ In output mode during normal device operation, these pins are used as indicated above. However, for manufacturing test purposes, these pins are also used as digital output pins.

### 9.9 Configuration and Control Pins (Config)

Table 9-6. Config Signal Descriptions (Sheet 1 of 2)

| LQFP <br> Pin \# | LBGA <br> Ball \# | Signal <br> Name | Type | Description |
| :---: | :---: | :---: | :---: | :--- |
| 12 | J2 | RST\# | । | Hardware Chip Reset. Active low input, which resets the PHY's MII Management Register Set bits to <br> their default reset states. See MII Register bit 0.15 for more information. |
| 66 | D8 | PWDN\# | । | Chip Power-Down. Active low input forces entire device into lowest power operating mode. The PHY <br> is deactivated during power-down mode. |

Table 9-6. Config Signal Descriptions (Sheet 2 of 2)

| LQFP Pin \# | LBGA <br> Ball \# | Signal Name | Type | Description |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 83 \\ & 82 \\ & 81 \end{aligned}$ | $\begin{aligned} & \text { B7 } \\ & \text { C7 } \\ & \text { B8 } \end{aligned}$ | MODE10 MODE100 MODE1000 | $\mathrm{I}_{\mathrm{PU}} / \mathrm{O}_{\mathrm{ZC}}$ | Force Advertised Operating Mode. The MODE inputs force or preset the PHY's advertised link capabilities (speed and duplex) in conjunction with the FRC_DPLX and ANEG_DIS pins below. The states of these pins force an operating mode when ANEG_DIS is high, and advertising operating mode(s) when ANEG_DIS is low. In output mode, the MODE pins are used for manufacturing test purposes only. <br> Notes: <br> 1) The priority of the MODE, FRC_DPLX, and ANEG_DIS pins versus the MII register settings may be changed by writing the Mode/Duplex Pin Priority Select bit (MII Register bit 28.2). <br> 2) If the Auto-Negotiation or Parallel-Detect processes do not result in a link operating mode that matches that specified by the MODE, FRC_DPLX, and ANEG_DIS pins, the link will NOT be established. The PHY will enter the "link_fail" state. <br> 3) Since these pins include on-chip pull-ups, these pins may be left unconnected for designs which do not require this functionality. <br> 4) The states of these pins are not latched. Any change in the states of these pins will cause the PHY to restart the auto-negotiation sequence. <br> 5) In output mode during normal device operation, these pins are used as indicated above. However, for manufacturing test purposes, these pins are also used as digital output pins. |
| 68 | NA | FRC_DPLX | $\mathrm{I}_{\mathrm{PU}}$ | Force Duplex Mode. When high, this pin causes the Auto-Negotiation process to force the device into full-duplex mode of operation for any link speed. When low (normal operation), the Auto-Negotiation process forces the device into half-duplex mode. This pin's states are valid only when at least one MODE pin is high; it forces the duplex mode when ANEG_DIS is high, and advertises a duplex mode when ANEG_DIS is low. |
| 67 | C8 | ANEG_DIS | $\mathrm{I}_{\mathrm{PD}}$ | Auto-Negotiation Disable. When low (normal operation), this pin enables the Auto-Negotiation function to control all PHY operating characteristics. If at least one MODE pin is high, certain mode(s) will be advertised by the other configuration control pins (MODE10/100/1000 and FRC_DPLX, see above). When ANEG_DIS is high (for testing purposes, or when a station manager is not present), Auto-Negotiation is disabled, and the other configuration control pins become "force advertise" mode pins. |

### 9.10 System Clock Interface Pins (SCI)

Table 9-7. SCI Signal Descriptions

| LQFP <br> Pin \# | LBGA <br> Ball \# | Signal Name | Type |  |
| :---: | :---: | :---: | :---: | :--- |
| 4 | K2 | XTAL1/REFCLK | I | PHY Reference Clock Input / Crystal Input. The reference input clock can either be a 25MHz <br> or 125MHz reference clock, with a $\pm 50$ ppm frequency tolerance, or connected to a 25MHz, <br> parallel resonant crystal with a $\pm 50$ ppm frequency tolerance. When used with a crystal, a 33pF <br> capacitor is connected from this pin to ground. |
| 3 | K1 | XTAL2 | O | Crystal Output. 25MHz parallel resonant crystal output. A 33pF capacitor is connected from this <br> output to ground. |
| 11 | J1 | PLLMODE | IPD | PLL Mode Select. Pin is sampled during the device power-up sequence. When PLLMODE is <br> high, indicates to PLL that a 125MHz clock input is used as the PHY's reference clock. When <br> pulled low, indicates to the PLL that the reference clock is a 25MHz reference from either an <br> external crystal or a clock reference input. |
| 84 | A7 | OSC_EN/ CLK125 |  | Oscillator Enable / 125MHz Reference Clock Output. In input mode, this pin is sampled on the <br> rising edge of RST\# to determine if the on-chip oscillator is enabled, allowing operation with an <br> external 25MHz crystal. When low (the default, due to on-chip 100k 2 pull-down to GND), the <br> oscillator is disabled and the device must be supplied with either a 25MHz or 125MHz clock on <br> the XTAL1/REFCLK input pin, depending on the state of the PLLMODE pin. When crystal <br> oscillator use is desired, OSC_EN should be tied to V+IO with an external pull-up resistor of <br> approximately 10k $\Omega$. In output mode, this pin serves as a general purnose, free-running, low <br> jiter, 125MHz reference clock output, regenerated either from the 25MHz or 125MHz clock <br> reference supplied on the REFCLK pin. The 125MHz clock output pin is enabled (toggling) by <br> default. See MII Register bit 18.0 for more information. |

### 9.11 Parallel LED Interface Pins (PLI)

Table 9-8. PLI Signal Descriptions

| LQFP <br> Pin \# | LBGA Ball \# | Signal Name | Type | Description |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 85 \\ & 86 \\ & 91 \\ & 92 \\ & 93 \\ & 94 \end{aligned}$ | $\begin{aligned} & \text { A6 } \\ & \text { B6 } \\ & \text { B5 } \\ & \text { C5 } \\ & \text { C4 } \\ & \text { A3 } \end{aligned}$ | ADDR(4) / ACTIVITY ADDR(3) / DUPLEX ADDR(2) / LINK1000 ADDR(1) / LINK100 ADDR(0) / LINK10 REG_EN / QUALITY | $\mathrm{IPD}^{\text {/ }} \mathrm{Oc}$ | LED Status Outputs ${ }^{1}$. Output pins for directly driving status LEDs. The QUALITY LED status output is optional and alternately serves as the regulator control enable pin during input mode. The remaining five pins also serve as PHY address pins, $\operatorname{ADDR}(4: 0)$, when a hardware reset is deasserted. <br> The REG_EN and $\operatorname{ADDR}(4: 0)$ pins are sampled at start-up to determine the polarity of the LED output signals. If the PHY address or REG_EN bit $=0$, then the LED output is active high. If the PHY address or REG_EN bit $=1$, then the LED output is active low. See Section 13: "ParalleI LED Interface" and Section 10.4: "PLI Connections" for more information. <br> When enabled by SMI Register bit 27.3, all LED outputs are pulsed at 5 KHz with a $20 \%$ duty cycle for low-power operation. |

[^5]Table 9-9. JTAG TAP Signal Descriptions

| LQFP <br> Pin \# | LBGA <br> Ball \# | Signal Name | Type | Description |
| :---: | :---: | :---: | :---: | :--- |
| 16 | J3 | TDI | $I_{\text {PU(5V) }}$ | JTAG Test Data Serial Input Data. Serial test pattern data is scanned into the device on this <br> input pin, which is sampled with respect to the rising edge of TCK. This pin should be tied high <br> during normal chip operation. |
| 15 | K3 | TDO | O $_{\text {Zc }}$ | JTAG Test Data Serial Output Data. Serial test data from the CIS8201 is driven out of the <br> device on the falling edge of TCK. This pin should be left floating during normal chip operation. |
| 19 | K4 | TMS | $I_{\text {PU(5V) }}$ | JTAG Test Mode Select. This input pin, sampled on the rising edge of TCK, controls the TAP <br> (Test Access Port) controller's 16-state, instruction state machine. This pin should be tied high <br> during normal chip operation. |
| 20 | J4 | TCK | $I_{\text {PU(5V) }}$ | JTAG Test Clock. This input pin is the master clock source used to control all JTAG test logic in <br> the device. This pin should be tied low during normal chip operation. |
| 21 | K5 | TRST\# | $I_{\text {PU(5V) }}$ | JTAG Reset. This active low input pin serves as an asynchronous reset to the JTAG TAP <br> controller's state machine. As required by the JTAG standard, this pin includes an integrated on- <br> chip pull-up resistor. Alternatively, if the JTAG port of the CIS8201 is not used on the printed <br> circuit board, then this pin should be tied to ground (VSSIO) with a pull-down resistor. |

### 9.13 Regulator Control and Analog Bias Pins (AP)

Table 9-10. AP Signal Descriptions

| LQFP Pin \# | LBGA <br> Ball \# | Signal Name | Type | Description |
| :---: | :---: | :---: | :---: | :---: |
| 98 | B4 | REF_REXT | $\mathrm{A}_{\text {BIAS }}$ | Bias pin to external $2.26 \mathrm{k} \Omega$ (1\%) resistor tied to analog ground. |
| 97 | A4 | REF_FILT | $A_{\text {BIAS }}$ | Reference Generator Filter pin to external $1 \mu \mathrm{~F}( \pm 10 \%$ ) capacitor tied to analog ground. |
| 95 | A5 | REG_OUT | $\mathrm{A}_{\text {BIAS }}$ | Regulator Output used to drive an external series pass regulator. See Power Supply Pins (next section). |
| 94 | A3 | REG_EN/QUALITY | ${\mathrm{IPD} / \mathrm{O}_{\mathrm{zC}}}$ | Regulator Control Enable. Active high input enables on-chip regulator control loop to drive an optional external series pass regulator (MOSFET) in order to generate the 1.5 V supply voltage. Includes on-chip 100k $\Omega$ pull-down to GND. During output mode, this pin alternately serves as an optional direct drive LED output pin (QUALITY). See Section 9.11: "Parallel LED Interface Pins (PLI)" for more information. |
| 100 | B3 | VREFP ${ }^{1}$ | $A_{\text {BIAS }}$ | Positive Reference Bias. Analog reference generator positive supply input. VREFP should be tied to analog $\mathrm{V}+\mathrm{A} 33$ supply with a short signal trace. $\mathrm{A} 1 \mu \mathrm{~F}$ capacitor should be placed between VREFP and VREFN, as close to the device package as possible. |
| 96 | $N A$ | VREFN ${ }^{1}$ | $A_{\text {BIAS }}$ | Negative Reference Bias. Reference filter ground. Must be tied with a short signal trace to the bottom of the REF_FILT capacitor, and then to GND. |

[^6]
### 9.14 No Connects (NC)

Table 9-11. NC Signal Descriptions

| LQFP <br> Pin \# | LBGA <br> Ball \# | Signal Name | Type | Description |
| :---: | :---: | :---: | :---: | :--- |
| 101 | C3 | NC | NC | Do not connect these pins. They are used only in IC manufacturing test. Leave all pins floating <br> during normal operation. |
| 102 | D3 |  |  |  |
| 127 | N3 |  |  |  |

### 9.15 Digital Power Supply Pins for LQFP Package

Table 9-12. Digital Power Supply Signal Descriptions for LQFP Package

| $\begin{aligned} & \text { LQFP } \\ & \text { Pin \# } \end{aligned}$ | LQFP <br> Supply <br> Name | Recommended PCB Power Plane Assignment | Type | Nominal Supply Voltage (V) | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Digital I/O Power Pins |  |  |  |  |  |
| $\begin{gathered} 14,22,35 \\ 51,52 \\ 70,80,90 \end{gathered}$ | VDDIO | V+10 | P | 3.3 or 2.5 | I/O power supply (3.3V for GMII or TBI modes, or 2.5 V for RGMII or RTBI modes). |
| $\begin{gathered} 13,23,34,36 \\ 50,53 \\ 69,71,79,89 \end{gathered}$ | vssio | GND | G | 0 | I/O ground (0V). |
| Digital Core Power Pins |  |  |  |  |  |
| $\begin{aligned} & 17,25,26,32 \\ & 73,76,77,88 \end{aligned}$ | VDDDIG | V+DIG | P | 1.5 | Core power supply. |
| $\begin{aligned} & 18,24,27,31,33 \\ & 72,74,75,78,87 \end{aligned}$ | VSSDIG | GND | G | 0 | Core ground (0V). |

### 9.16 Digital Power Supply Pins for LBGA Package

Table 9-13. Digital Power Supply Signal Descriptions for LBGA Package

| LBGA <br> Ball \# | LBGA <br> Supply <br> Name | Recommended <br> PCB Power Plane <br> Assignment | Type | Nominal <br> Supply <br> Voltage (V) | Description |
| :---: | :---: | :---: | :---: | :---: | :--- |
| Digital I/O Power Pins |  |  |  |  |  |
| E8, F8, G8, H8 | VDDIO | V+IO | P | 3.3 or 2.5 | I/O power supply (3.3V for GMII or TBI modes, or 2.5V for <br> RGMII or RTBI modes). RGMII operation with a 3.3V <br> VDDIO supply is also supported. |
| E7, F7, G7 | VSSIO | GND | G | 0 | I/O ground (0V). |
| Digital Core Power Pins |  |  |  |  |  |
| C6, D7, H6, H7 | VDDDIG | V+DIG | P | 1.5 | Core power supply. |

### 9.17 Analog Power Supply Pins for LQFP Package

Table 9-14. Analog Power Supply Signal Descriptions for LQFP Package

| LQFP Pin \# | LQFP Supply Name | Recommended PCB Power Plane Assignment | Type | Nominal Supply Voltage (V) | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Analog I/O Power Pins |  |  |  |  |  |
| $\begin{aligned} & 108,114, \\ & 120,126 \end{aligned}$ | TXVDD | $V+$ A33 | P | 3.3 | Line driver 3.3V power supply. |
| $\begin{aligned} & 107,113, \\ & 119,125 \end{aligned}$ | TXVSS | GND | G | 0 | Line driver ground (0V). |
| Analog Core Power Pins |  |  |  |  |  |
| 7 | VDDREC33 | V+A33 | P | 3.3 | Analog receive 3.3V power supply. |
| 8 | VSSREC33 | GND | G | 0 | Analog receive ground (0V). |
| 9 | VDDREC15 | V+A15 | P | 1.5 | Analog receive 1.5 V power supply. |
| 10 | VSSREC15 | GND | G | 0 | Analog receive ground (0V). |
| 5 | VDDPLL33 | $\mathrm{V}+\mathrm{A} 33$ | P | 3.3 | PLL 3.3V supply. |
| 6 | VSSPLL33 | GND | G | 0 | PLL ground. |
| 1 | VDDPLL15 | V+A15 | P | 1.5 | PLL 1.5V supply. |
| 2 | VSSPLL15 | GND | G | 0 | PLL ground. |
| 99 | VSSREF | GND | G | 0 | Analog reference generator ground. |

9.18 Analog Power Supply Pins for LBGA Package

Table 9-15. Analog Power Supply Signal Descriptions for LBGA Package

| LBGA Ball \# | LBGA Supply Name | Recommended PCB Power Plane Assignment | Type | Nominal Supply Voltage (V) | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Analog I/O Power Pins |  |  |  |  |  |
| E3, F3 | TXVDD | V+A33 | P | 3.3 | Line driver 3.3V power supply. |
| Analog Core Power Pins |  |  |  |  |  |
| G3, H3 | VDDA33 | V+A33 | P | 3.3 | Analog receive 3.3 V power supply. |
| H4, H5 | VDDA15 | V+A15 | P | 1.5 | Analog receive 1.5 V power supply. |
| Ground Pins |  |  |  |  |  |
| $\begin{aligned} & \text { D4, D5, D6, } \\ & \text { E4, E5, E6, } \\ & \text { F4, F5, F6, } \\ & \text { G4, G5, G6 } \end{aligned}$ | vss | GND | G | 0 | Power Supply Ground |
| E7, F7, G7 | VSSIo | GND | G | 0 | 10 Ground |

## 10 System Schematics

10.1 General System Schematic (Separate 3.3V and 1.5V Supply Application with Regulator Disabled)


Figure 10-1. General System Schematic (shown with GMII and 3.3V I/O)

### 10.2 Separate 3.3V and 1.5V Power Supply Configuration



Figure 10-2. Power Supply and Regulator Connections for a 3.3V I/O Application with Separate 3.3V and 1.5V Power Supplies


Figure 10-3. Power Supply Connections for a 3.3V I/O Application with a Single 3.3V Supply and Optional Fixed 1.5V Regulator

### 10.4 PLI Connections ${ }^{1}$



Figure 10-4. PLI Connections for All PHY Address and REG_EN Bits = 0


Figure 10-5. PLI Connections for All PHY Address and REG_EN Bits = 1

[^7]
## 11 MAC Interfaces

### 11.1 GMII MAC I/F

GMII MAC I/F mode, selected by setting the MAC I/F selection bits to GMII/MII mode (Register 23.15:12 = "0000"), clocks data at 125 MHz in 1000 Mb mode, 25 MHz in 100 Mb mode, or 2.5 MHz in 10 Mb mode. The $\mathrm{I} / \mathrm{O}$ power supply should be set at 3.3 V . See Section 15.5: "MAC I/F Configuration" for more information.


Figure 11-1. GMII MAC Interface
Note:

- MAC TX lines are usually terminated on the source side (at the MAC), with $R_{T}$ typically $\sim 22 \Omega$.
- Since the CIS8201 includes on-chip, calibrated, series termination resistors, no external series termination resistors are required on the PCB.
- Darkened transmission lines indicate $50 \Omega$ controlled impedance traces.


### 11.2 MII MAC I/F

MII MAC I/F mode, selected by setting the MAC I/F selection bits to GMII/MII mode (Register 23.15:12 = "0000"), clocks data at 25 MHz in 100 Mb mode, or 2.5 MHz in 10 Mb mode. The $\mathrm{I} / \mathrm{O}$ power supply should be set at 3.3 V . See Section 15.5 : "MAC I/F Configuration" for more information.


Figure 11-2. MII MAC Interface
Note:

- MAC TX lines are usually terminated on the source side (at the MAC), with $R_{T}$ typically $\sim 22 \Omega$.
- Since the CIS8201 includes on-chip, calibrated, series termination resistors, no external series termination resistors are required on the PCB.
- Darkened transmission lines indicate $50 \Omega$ controlled impedance traces.


### 11.3 RGMII MAC I/F

RGMII MAC I/F mode, selected by setting the MAC I/F selection bits to RGMII mode (Register 23.15:12 = "0001"), clocks data at 125 MHz in 1000 Mb mode, 25 MHz in 100 Mb mode, or 2.5 MHz in 10 Mb mode. The $\mathrm{I} / \mathrm{O}$ power supply should be set at 2.5 V . See Section 15.5: "MAC I/F Configuration" for more information.


Figure 11-3. RGMII MAC Interface

## Note:

- MAC TX lines are usually terminated on the source side (at the MAC), with $R_{T}$ typically $\sim 22 \Omega$.
- Since the CIS8201 includes on-chip, calibrated, series termination resistors, no external series termination resistors are required on the PCB.
- Darkened transmission lines indicate $50 \Omega$ controlled impedance traces.


### 11.4 TBI MAC I/F

TBI MAC I/F mode, selected by setting the MAC I/F selection bits to TBI mode (Register 23.15:12 = "0010"), clocks data at 125 MHz . The I/O power supply should be set at 3.3 V . See Section 15.5: "MAC I/F Configuration" for more information.


Figure 11-4. TBI MAC Interface

## Note:

- MAC TX lines are usually terminated on the source side (at the MAC), with $R_{T}$ typically $\sim 22 \Omega$.
- Since the CIS8201 includes on-chip, calibrated, series termination resistors, no external series termination resistors are required on the PCB.
- Darkened transmission lines indicate $50 \Omega$ controlled impedance traces.


### 11.5 RTBI MAC I/F

RTBI MAC I/F mode, selected by setting the MAC I/F selection bits to RTBI mode (Register 23.15:12 = "0011"), clocks data at 125 MHz . The I/O power supply should be set at 2.5 V . See Section 15.5: "MAC I/F Configuration" for more information.


Figure 11-5. RTBI MAC Interface

## Note:

- MAC TX lines are usually terminated on the source side (at the MAC), with $R_{T}$ typically $\sim 22 \Omega$.
- Since the CIS8201 includes on-chip, calibrated, series termination resistors, no external series termination resistors are required on the PCB.
- Darkened transmission lines indicate $50 \Omega$ controlled impedance traces.


## 12 Serial Management Interface (SMI)

The CIS8201 includes a Serial Management Interface, or "SMI", that is fully compliant with the IEEE 802.3-2000 specifications. The SMI interface provides access to various status and control registers within the CIS8201. This MII Register set is comprised of a block of thirty-two 16 -bit registers. Registers 0 through 10, in addition to Register 15, are required for IEEE compliance. The CIS8201 implements all IEEE-required registers, in addition to several others, providing additional performance-monitoring capabilities. See MII Register Descriptions section section for more information.

The SMI is a two pin, synchronous serial interface, with bidirectional data on MDIO being clocked on the rising edge of MDC. The SMI can be clocked at a rate from 0 to 12.5 MHz , depending on the total load on MDIO.

As many as thirty-two CIS8201s (thirty-two distinct PHY ports) can share a common SMI signal pair (MDC, MDIO). Thirty-two distinct PHYs can be addressed via the $\operatorname{ADDR}(4: 0)$ pins. An external pull-up is required on MDIO; it is typically $2 \mathrm{k} \Omega$, but depends on the total load on MDIO.

Data is transferred over the SMI using 32-bit frames with an optional and arbitrary length preamble. The SMI frame format is described in the following table.

Table 12-1. SMI Frame Format

|  | Direction <br> from <br> CIS8201 | Preamble | Start of <br> Frame | Op Code | PHY <br> Address | Register <br> Address | Turn- <br> Around | Data | Idle |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| \# of bits |  | $0+$ | 2 | 2 | 5 | 5 | 2 | 16 | $1+$ |
| Read | Output | Z's | ZZ | ZZ | Z's | Z's | Z0 | data | Z's |
|  | Input | 1's | 01 | 10 | addr | addr | ZZ | Z's | Z's |
| Write | Output | Z's | ZZ | ZZ | Z's | Z's | ZZ | Z's | Z's |
|  | Input | 1's | 01 | 01 | addr | addr | 10 | data | Z's |

- Idle: During idle, the MDIO node goes to a high-impedance state. This allows an external pull-up resistor to pull the MDIO node up to a logical "1" state. Since idle mode should not contain any transitions on MDIO, the number of bits is undefined during idle.
- Preamble: For the CIS8201, the preamble is optional. By default, preambles are not expected or required. The preamble is a string of " 1 "s. See MII Register 1.6 for more information.
- Start of frame: A " 01 " pattern indicates the start of frame. If these bits are anything other than " 01 ", all following bits are ignored until the next "preamble:0" pattern is detected.
- Operation code: A " 10 " pattern indicates a read. A " 01 " pattern indicates a write. If these bits are anything other than " 01 " or "10", all following bits are ignored until the next "preamble:0" pattern is detected.
- PHY address: The next five bits are the PHY address. The CIS8201 responds to a message frame only when the received PHY address matches its physical address. The PHY's address is indicated by the ADDR(4:0) pins.
- Register address: The next five bits are the register address.
- Turn-around: The next two bits are "turn-around" (TA) bits. They are used to avoid contention when a read operation is performed on the MDIO. During read operations, the CIS8201 will drive the second TA bit, which is a logical " 0 ".
- Data: The next sixteen bits are data bits. When data is being read from the PHY, data is valid at the output of the PHY from one rising edge of MDC to the next rising edge of MDC. When data is being written to the PHY, data must be valid around the rising edge of MDC.
- Idle: At least one idle bit is required between consecutive SMI frames.

The following two figures diagram SMI read and SMI write operations.


Figure 12-1. MDIO Read Frame


Figure 12-2. MDIO Write Frame

### 12.1 SMI Interrupt

The SMI includes an active low, open-drain output signal (MDINT\#) for signalling the Station Manager when certain events occur in the PHY. When the CIS8201 PHY generates an interrupt, the open-drain MDINT\# pin is pulled low, as long as the interrupt pin enable bit (MII Register bit 25.15) is enabled. MDINT\# must be tied to VDDIO with a pull-up resistor at the Station Manager. See Figure 12-3.

Interrupts are disabled (masked off) in the CIS8201 PHY by default. All interrupt mask bits are located in MII Register 25. Interrupt status bits are in MII Register 26. An interrupt is automatically acknowledged (cleared) when status bits in Register 26 are read.


Figure 12-3. Logical Representation of MDINT\# Pin

## 13 Parallel LED Interface

The CIS8201 includes LED output signals in parallel via directly driving LED status output pins. When enabled by SMI Register bit 27.3, all LED outputs are pulsed at 5 KHz with a $20 \%$ duty cycle for low-power operation.

The $\operatorname{ADDR}(4: 0)$ and REG_EN pins are sampled at start-up to determine the polarity of the LED output signals. If the PHY address or REG_EN bit is set to 0 , then the LED output is active high, and the cathode of the LED is connected to the CIS8201 output pin through a current-limiting resistor. If the PHY address or REG_EN bit is set to 1 , then the LED output is active low, and the anode of the LED is connected to the CIS8201 output pin through a current-limiting resistor. See the diagram of the LED output pin equivalent circuit below, or Section 10.4: "PLI Connections" for more information.

The Parallel LED Interface's bit definitions are defined in the following table.
Table 13-1. PLI Bit Definitions

| LED Status Bit | Active State (asserted high) | Inactive State (asserted low) |
| :--- | :--- | :--- |
| Duplex | Link is operating in full-duplex mode | Link is operating in half-duplex mode. Collision LED <br> function is turned on, causing this LED to visibly blink at a <br> $5 H z ~ r a t e ~ w h e n ~ c o l l i s i o n s ~ o c c u r . ~$ |
| Link1000 | Link established at 1Gbps | Link NOT established at 1Gbps |
| Link100 | Link established at 100Mbps | Link NOT established at 100Mbps |
| Link10 | Link established at 10Mbps | Link NOT established at 10Mbps <br> error rate, AND a valid link is established at either 1Gbps <br> or 100Mbps speed |
| Link Quality | Link is established and Transmit or Receive activity <br> detected | Link quality is worse than the IEEE-specified bit error <br> speed |
| Activity 1 |  |  |

${ }^{1}$ Activity can be programmed to be steady state or blinking.

The Parallel LED Control Register (MII Register 27) controls all operating characteristics of the Parallel LED Interface. The default states of the LED enable bits in MII Register 27 enable five of the above LEDs in a triple speed Ethernet application. The Link Quality LED status bit is optional, and is disabled by default.


Figure 13-1. LED Output Pin Equivalent Circuit

## 14 Test Mode Interface (JTAG)

The CIS8201 supports the Test Access Port and Boundary Scan Architecture IEEE 1149.1 standards. The device includes an IEEE 1149.1 conformant test interface, often referred to as a "JTAG TAP Interface". IEEE 1149.1 defines test logic to provide standardized test methodologies for:

- testing the interconnections between integrated circuits once they have been assembled onto a printed circuit board or other substrate,
- testing the integrated circuit itself during IC and systems manufacture, and
- observing or modifying circuit activity during the component's normal operation.

The JTAG Test interface logic on the CIS8201, accessed through a Test Access Port (TAP) interface, consists of a boundaryscan register and other logic control blocks. The TAP controller includes all IEEE-required signals (TMS, TCK, TDI, and TDO), in addition to the optional asynchronous reset signal TRST\#. Refer to the JTAG TAP Signal Descriptions and System Schematic sections for additional information about these pins.

The following figure diagrams the TAP and Boundary Scan Architecture.


Figure 14-1. Test Access Port and Boundary Scan Architecture
The CIS8201 also includes the optional Device Identification Register, shown in the following table, which allows the manufacturer, part number, and version number of the device to be determined through the TAP Controller. See Chapter 11 of the IEEE 1149.1-1990 specifications for more details. Also, note that some of the information in the identification register is duplicated in the IEEE-specified bit fields in MII Register 3 (PHY Identifier Register \#2).

Table 14-1. JTAG Device Identification Register Description

| Description | Device Version Number <br> (or Revision Code) | Part Number <br> (or Model Number) | Cicada's <br> Manufacturer Identity | LSB |
| :--- | :--- | :--- | :--- | :--- |
| Bit Field | $31-28$ | $27-12$ | $11-1$ | 0 |
| Binary Value | $0001=$ Silicon Revision A0 <br> $0010=$ Silicon Revision A1 <br> $0011=$ Silicon Revision A2 | 0000000000000001 | 00110011000 | 1 |

The JTAG TAP port's AC timing requirements can be found in Section 20: "AC Timing Specifications".

### 14.1 Supported Instructions and Instruction Codes

After a TAP reset, the Device Identification Register is serially connected between TDI and TDO by default. The TAP Instruction Register is loaded either from a shift register (when a new instruction is shifted in), or, if there is no new instruction in the shift register, a hard-wired default value of 0110 (IDCODE) is loaded. Using this method, there is always a valid code in the instruction register, and the problem of toggling instruction bits during a shift is avoided. Unused codes are mapped to the BYPASS instruction.

The CIS8201 supports the instruction codes listed in the following table and described below.
Table 14-2. JTAG Interface Instruction Codes

| Instruction | Code | Selected Register | Register Width | Specification |
| :--- | :--- | :--- | :--- | :--- |
| EXTEST | 000 | Boundary-Scan Register | 75 | Mandatory IEEE 1149.1 |
| SAMPLE/PRELOAD | 001 | Boundary-Scan Register | 75 | Mandatory IEEE 1149.1 |
| IDCODE | 110 | Device Identification Register | 32 | Optional IEEE 1149.1 |
| CLAMP | 010 | Bypass Register | 1 | Optional IEEE 1149.1 |
| HIGHZ | 011 | Bypass Register | 1 | Optional IEEE 1149.1 |
| BYPASS | 111 | Bypass Register | 1 | Mandatory IEEE 1149.1 |
| NANDTEST | 101 | Bypass Register | 1 | Optional IEEE 1149.1 |
| Reserved | 100 |  |  |  |

## EXTEST

The mandatory EXTEST instruction allows testing of off-chip circuitry and board-level interconnections by sampling input pins and loading data onto output pins. Outputs are driven by the contents of the boundary-scan cells, which have to be updated with valid values (with the PRELOAD instruction) prior to the EXTEST instruction. ${ }^{1}$

## SAMPLE/PRELOAD

The mandatory SAMPLE/PRELOAD instruction allows a snapshot of inputs and outputs during normal system operation to be taken and examined. It also allows data values to be loaded into the boundary-scan cells prior to the selection of other boundary-scan test instructions.

## IDCODE

The optional IDCODE instruction provides the version number (bits 31:28), part number (bits 27:12), and Cicada's manufacturer identity (bits 11:1) to be serially read from the CIS8201. See Table 14-1: "JTAG Device Identification Register Description" for the CIS8201-specific values for this instruction.

CLAMP
The optional CLAMP instruction allows the state of the signals driven from the component pins to be determined from the Boundary-Scan Register while the Bypass Register is selected as the serial path between TDI and TDO. While the CLAMP instruction is selected, the signals driven from the component pins will not change. ${ }^{2}$

## HIGHZ

The optional HIGHZ instruction places the component in a state in which all of its system logic outputs are placed in a high impedance state. In this state, an in-circuit test system may drive signals onto the connections normally driven by a component output without incurring a risk of damage to the component. This makes it possible to use a board where not all of the components are compatible with the IEEE 1149.1 standard. ${ }^{2}$

[^8]
## BYPASS

The Bypass Register contains a single shift-register stage and is used to provide a minimum-length serial path (one TCK clock period) between TDI and TDO to bypass the device when no test operation is required.

## NANDTEST

NANDTEST is an internal command used to activate the NAND Tree test mode. See Section 14.3: "NAND Tree Test Mode" for more information.

### 14.2 Boundary-Scan Register Cell Order

All inputs and outputs are observed in the Boundary-Scan Register cells. All outputs are additionally driven by the contents of Boundary-Scan Register cells. Bidirectional pins have all three related Boundary-Scan Register cells: the input, the output, and the control.

Port ordering from TDI to TDO is listed in the following table.

Table 14-3. JTAG Boundary-Scan Port Order

| No. | Port | Type |
| :---: | :---: | :---: |
| 1 | PLLMODE (IN) | Observe |
| 2 | RST\# (IN) | Observe |
| 3 | MDINT\# (OUT) | Observe |
| 4 | MDC (IN) | Observe |
| 5 | MDIO (IN) | Observe |
| 6 | MDIO (OUT) | Control/Observe |
| 7 | MDIO (CTRL) | Control/Observe |
| 8 | CRS (OUT) | Control/Observe |
| 9 | CRS (CTRL) | Control/Observe |
| 10 | COL (OUT) | Control/Observe |
| 11 | COL (CTRL) | Control/Observe |
| 12 | RX_DV (OUT) | Control/Observe |
| 13 | RX_DV (CTRL) | Control/Observe |
| 14 | RX_ER (OUT) | Control/Observe |
| 15 | RX_ER (CTRL) | Control/Observe |
| 16 | RXD[7] (OUT) | Control/Observe |
| 17 | RXD[7] (CTRL) | Control/Observe |
| 18 | RXD[6] (OUT) | Control/Observe |
| 19 | RXD[6] (CTRL) | Control/Observe |
| 20 | RXD[5] (OUT) | Control/Observe |
| 21 | RXD[5] (CTRL) | Control/Observe |
| 22 | RXD[4] (OUT) | Control/Observe |
| 23 | RXD[4] (CTRL) | Control/Observe |
| 24 | RXD[3] (OUT) | Control/Observe |
| 25 | RXD[3] (CTRL) | Control/Observe |
| 26 | RXD[2] (OUT) | Control/Observe |
| 27 | RXD[2] (CTRL) | Control/Observe |
| 28 | RXD[1] (OUT) | Control/Observe |
| 29 | RXD[1] (CTRL) | Control/Observe |
| 30 | RXD[0] (OUT) | Control/Observe |
| 31 | RXD[0] (CTRL) | Control/Observe |
| 32 | RX_CLK (OUT) | Control/Observe |
| 33 | RX_CLK (CTRL) | Control/Observe |
| 34 | TX_CLK (OUT) | Control/Observe |
| 35 | TX_CLK (CTRL) | Control/Observe |
| 36 | GTX_CLK (IN) | Observe |
| 37 | TXD[7] (IN) | Observe |
| 38 | TXD[6] (IN) | Observe |


| No. | Port | Type |
| :---: | :---: | :---: |
| 39 | TXD[5] (IN) | Observe |
| 40 | TXD[4] (IN) | Observe |
| 41 | TXD[3] (IN) | Observe |
| 42 | TXD[2] (IN) | Observe |
| 43 | TXD[1] (IN) | Observe |
| 44 | TXD[0] (IN) | Observe |
| 45 | TX_ER (IN) | Observe |
| 46 | TX_EN (IN) | Observe |
| 47 | PWDN\# (IN) | Observe |
| 48 | ANEG_DIS (IN) | Observe |
| 49 | FRC_DPLX (IN) | Observe |
| 50 | MODE1000 (IN) | Observe |
| 51 | MODE1000 (OUT) | Control/Observe |
| 52 | MODE1000 (CTRL) | Control/Observe |
| 53 | MODE100 (IN) | Observe |
| 54 | MODE100 (OUT) | Control/Observe |
| 55 | MODE100 (CTRL) | Control/Observe |
| 56 | MODE10 (IN) | Observe |
| 57 | MODE10 (OUT) | Control/Observe |
| 58 | MODE10 (CTRL) | Control/Observe |
| 59 | CLK125 (OUT) | Control/Observe |
| 60 | CLK125 (CTRL) | Control/Observe |
| 61 | ACTIVITY (IN) | Observe |
| 62 | ACTIVITY (OUT) | Control/Observe |
| 63 | ACTIVITY (CTRL) | Control/Observe |
| 64 | DUPLEX (IN) | Observe |
| 65 | DUPLEX (OUT) | Control/Observe |
| 66 | DUPLEX (CTRL) | Control/Observe |
| 67 | LINK1000 (IN) | Observe |
| 68 | LINK1000 (OUT) | Control/Observe |
| 69 | LINK1000 (CTRL) | Control/Observe |
| 70 | LINK100 (IN) | Observe |
| 71 | LINK100 (OUT) | Control/Observe |
| 72 | LINK100 (CTRL) | Control/Observe |
| 73 | LINK10 (IN) | Observe |
| 74 | LINK10 (OUT) | Control/Observe |
| 75 | LINK10 (CTRL) | Control/Observe |
|  |  |  |

### 14.3 NAND Tree Test Mode

The NAND Tree test mode is an asynchronous test mode that is especially useful due to its speed advantages. This command connects groups of input pins together into a NAND Tree scheme. A group's inputs are initially held to logic high while its corresponding group of output pins are driven low. If any one of the input pins within a group is toggled from logic high to logic low, all the outputs in that group will toggle to the logic high state. This mode is entered by using the NANDTEST instruction code "101" within the JTAG Interface.

There are two NAND Tree pin groups, each with its separate assigned group of outputs, as listed in the following table and logic diagrams.

Table 14-4. NAND Tree Chains

| Inputs | Outputs |
| :--- | :--- |
| GTX_CLK, TX_ER, TX_EN, TXD[7:0] | RX_CLK, TX_CLK, RX_ER, RX_DV, RXD[7:0], COL, CRS |
| PLLMODE, MODE10, MODE100, MODE1000, FRC_DPLX, <br> ANEG_DIS, MDIO, MDC | LINK10, LINK100, LINK1000, ACTIVITY, DUPLEX, CLK125 |



Figure 14-2. NAND Tree Logic Diagrams

## 15 Initialization \& Configuration

### 15.1 Resets

A hardware reset is asynchronous (not related to MDC or any other input clock) and is activated by asserting the RST\# signal (pulling to logical " 0 ").

A software reset is synchronous with MDC. The table below summarizes the differences between the various initialization types.
Table 15-1. Initialization Types

| Initialization Type | Activated by | MII Register States | TX_CLK and RX_CLK <br> Active? |
| :---: | :--- | :--- | :---: |
| Power-Up | 1) Power supplies stable <br> 2) Drive PWDN\# = 1 <br> 3) Drive RST\# = 1 | Undefined | No |
| Hardware Reset | Drive RST\# = 0 | Default | No |
| Software Reset | Write MII Register 0.15 =1 | Default | Yes |
| Power-Down | Drive PWDN\# =0 | Values are retained | No |

The CIS8201 supports four power management modes:

1) IEEE-Compliant Mode (Register bit $0.11=1$; RST\# and PWDN\# are driven high; CLK125 and MDC/MDIO remain active; analog reference voltages and currents, including the PLL, remain powered up; a "software power-down"),
2) "Hardware Power-Down" (RST\# is held high while PWDN\# is driven low; CLK125 and MDC/MDIO remain active; analog reference voltages and currents, including the PLL, remain powered up),
3) "Sleep" Mode (RST\# is driven low while PWDN\# is low; CLK125 and MDC/MDIO are disabled; all analog circuits are powered down), and
4) ActiPHY ${ }^{\top M}$ Power Management Mode (see Section 15.9: "ActiPHYTM Power Management" for more information).

### 15.2 Power-Up Sequence

The power-up sequence for the CIS8201 is as follows. Note that device power-up cannot occur unless the PWDN\# pin is deasserted (pulled high) at least 10 ms before RST\# goes high. For more information, see Section 20.16: "Power-Down and Reset Timing".

1) Analog Initialization: After all the power supplies are stable and within their specified limits, the analog circuitry (except for the PLL) establishes proper bias currents and voltages within 10 ms .
2) PLL Lock: Once the RST\# pin goes inactive (to a logical "1"), the PLL completes lock for the next $50 \mu \mathrm{~s}$. All state machines, logic, and registers are set to their default states during this time.
3) Auto-Negotiation / Parallel-Detect Sequence: If Auto-Negotiation is enabled (see MII Register bit 0.12), and the MODE10/100/1000, FRC_DPLX, and ANEG_DIS pins do not force the device into a manual configuration (see below), the Auto-Negotiation and Parallel-Detect state machines are automatically activated by the PHY. After the AutoNegotiation or Parallel-Detect processes are completed, the device attempts to establish link.

### 15.3 Manual Configuration

The MODE10/100/1000 and FRC_DPLX pins are intended for use in designs where a station manager is not available, or when manual PHY characterization testing or system diagnostics must be performed. The states of these pins will force the PHY's advertised link capabilities only when the ANEG_DIS pin is set high. This situation implies that the MII registers will not generally be extensively manipulated to control a PHY's operation (when the MODE10/100/1000, FRC_DPLX, and ANEG_DIS pins are used to set the operating mode). The states of these pins are not latched; any change in the states of these pins will cause the PHY to restart the auto-negotiation sequence.

In order to force the PHY's speed and duplex operating modes, the recommended sequence of events is as follows:

1) During a power-up or hardware reset sequence, force the MODE10/100/1000 and FRC_DPLX pins to their desired states (e.g., VDDIO or GND). ANEG_DIS must also be set high in order to preset link capabilities. See Register bit 28.2 for more information.
2) Subsequent Auto-Negotiation and Parallel-Detect processes will now use the values specified by the MODE10/100/ 1000 and FRC_DPLX pins.

The effect of values forced on the MODE10/100/1000 and FRC_DPLX pins when Auto-Negotiation or Parallel-Detect processes are completed will now only be visible in the Auxiliary Control and Status Register (28, bits 5:3).

### 15.4 Auto-Negotiation

The CIS8201 supports Auto-Negotiation, a standards-defined (IEEE 802.3-2000, Clause 28) process for determining the operating attributes of the local PHY and its link partner. Auto-Negotiation evaluates the advertised capabilities of the local PHY and its link partner to determine the best possible operating mode.

In particular, Auto-Negotiation can determine speed, duplex, and MASTER/SLAVE modes for 1000BASE-T. Auto-Negotiation also allows the local MAC to communicate with the Link Partner MAC (via optional "Next-Pages") to set attributes that may not be defined in the standard.

The operating mode of the local PHY of the CIS8201 can be set by any one of three methods:

- Configuration control pins (MODE10/100/1000, FRC_DPLX, and ANEG_DIS), as described in the previous section,
- SMI configuration control bits, or
- Auto-Negotiation.

Auto-Negotiation is used by default. Indeed, a station manager (connected via the SMI to the CIS8201) is optional; in the absence of a station manager, the CIS8201 will auto-negotiate upon exiting reset.

By default, the configuration control pins take precedence over the SMI configuration control bits unless ANEG_DIS is low, which is the default operating mode for enabling Auto-Negotiation. See Section 9.9: "Configuration and Control Pins (Config)" for more information.

If Auto-Negotiation is enabled, Auto-Negotiation will start upon any of the following conditions:

- Release of hardware reset,
- Release of software reset,
- Restart Auto-Negotiation (Register bit 0.9),
- Release of Power-Down (Register bit 0.11), or
- Entering the "link_fail" state.

Once Auto-Negotiation starts, the CIS8201 will first determine if the Link Partner is Auto-Negotiation capable. If the Link Partner is Auto-Negotiation capable, the CIS8201 will, by default, determine the highest-performance operating mode that is common between the local PHY and the Link Partner's PHY. If the Link Partner is not Auto-Negotiation capable, the CIS8201 will use Parallel-Detect to set the operating mode.

Note: IEEE $802.3 z$ (Clause 37) TBI Auto-Negotiation was conceived to support two PHYs on opposite sides of a fiber optic cable, not to support MAC to PHY Auto-Negotiation. Therefore, when connecting the CIS8201 to a TBI-based MAC, IEEE $802.3 z$ Auto-Negotiation is partially supported. The MAC will automatically receive an $802.3 z$ Auto-Negotiation handshake from the CIS8201. This handshake will, by default, always send bits to indicate: full-duplex mode, no explicit pause control (though the link will still be able to receive any valid flow control frames), and no remote fault support. This default mode can only be disabled by using an unused bit combination ("111") of the TX FIFO Latency Register (24.9:7).

### 15.5 MAC I/F Configuration

The MAC interface supports five different modes of operation: GMII, MII, RGMII, TBI, and RTBI. By default, the device operates in GMII MAC I/F mode with 3.3 V I/O. Alternate MAC I/F operating modes, as well as I/O voltage supply levels, are selected by writing the appropriate MII Register 23 (Extended PHY Control Register \#1) as shown in the following table.

Table 15-2. MAC I/F Mode Descriptions

| MAC I/F Mode | Standard (Clause) | Supported Speed (Mbps) | Data Path Width x Freq. | I/O Voltage (Spec.) | Mode Selected by | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GMII | $\begin{gathered} 802.3 \\ \text { (Clause 35) } \end{gathered}$ | 1000 | $8 \mathrm{~b} \times 125 \mathrm{MHz}$ | 3.3 V | Hardware Reset or <br> Software Reset or <br> MII Register Write: $\begin{aligned} 23.15: 12 & =0000 \\ 23.11: 9 & =000 \end{aligned}$ | Default operating mode |
| MII | $\begin{gathered} 802.3 \\ \text { (Clause 22) } \end{gathered}$ | 100 | $4 \mathrm{~b} \times 25 \mathrm{MHz}$ |  |  | MII is default operating mode when link AutoNegotiates (or is forced) to operate at 10 Mb or 100 Mb speeds |
|  |  | 10 | $4 \mathrm{~b} \times 2.5 \mathrm{MHz}$ |  |  |  |
| RGMII ${ }^{1}$ | RGMII v1.3 | 1000 | $\begin{gathered} 4 \mathrm{~b} \times 125 \mathrm{MHz} \\ \mathrm{DDR} \end{gathered}$ | 2.5 V(JEDEC EIA/JESD8-5) | MII Register Write: $\begin{aligned} 23.15: 12 & =0001 \\ 23.11: 9 & =001 \\ 23.8 & =0 / 1 \end{aligned}$ <br> (uncompensated/ compensated mode) | RGMII vs. 802.3 differences: <br> 1) TXC is always generated by the MAC <br> 2) $R X C$ is always generated by the PHY |
|  | $\begin{gathered} \text { RGMII v1.3 } \\ + \\ \text { MII (802.3 } \\ \text { Clause 22) } \end{gathered}$ | 100 | $4 \mathrm{~b} \times 25 \mathrm{MHz}$ |  |  |  |
|  |  | 10 | $4 \mathrm{~b} \times 2.5 \mathrm{MHz}$ |  |  |  |
| TBI | $\begin{gathered} 802.3 \\ \text { (Clause 36) } \end{gathered}$ | 1000 | $10 \mathrm{~b} \times 125 \mathrm{MHz}$ | 3.3 V | MII Register Write: $\begin{aligned} 23.15: 12 & =0010 \\ 23.11: 9 & =000 \end{aligned}$ | - |
| RTBI | RGMII v1.3 | 1000 | $\begin{gathered} 5 \mathrm{~b} \times 125 \mathrm{MHz} \\ \text { DDR } \end{gathered}$ | $2.5 \mathrm{~V}^{1}$ (JEDEC EIA/JESD8-5) | MII Register Write: $\begin{aligned} 23.15: 12 & =0011 \\ 23.11: 9 & =001 \\ 23.8 & =0 / 1 \end{aligned}$ <br> (uncompensated/ compensated mode) | - |

1 The RGMII interface is timing compatible with the $v 1.3$ and v2.0 specifications. The RGMII interface is not electrically compatible with the v2.0 specifications as this
requires HSTL voltage levels which the CIS 8201 does not support. RGMII may also be used with a 3.3 V supply.

Switching between the various MAC interface modes is not recommended during normal operation, unless as supported by the GMII and RGMII standards to allow switching between $1000 \mathrm{Mb}, 100 \mathrm{Mb}$, and 10 Mb speeds. In addition, although any of the MAC interfaces will function electrically with I/O power supplies set at 3.3 V or 2.5 V , correct logical operation of the MAC interfaces at I/O voltages other than those specified above is not implied or guaranteed.

### 15.6 System Clock Interface (SCI)

The SCI is a four-pin interface comprised of the following pins: PLLMODE, XTAL1/REFCLK, XTAL2, and OSC_EN/CLK125. See Section 9.10: "System Clock Interface Pins (SCI)" for more information.

PLLMODE is an input pin, sampled during power-up or reset sequences, which sets the reference clock frequency used by the PLL. When PLLMODE is low, the reference clock frequency of REFCLK is required to be 25 MHz , with a $\pm 50$ ppm frequency offset tolerance. When PLLMODE is high, REFCLK's input frequency must be 125 MHz ( $\pm 50 \mathrm{ppm}$ ).

The SCI also provides a free-running, general purpose, 125 MHz output clock signal, CLK125, for use within the system. By default, the CLK125 output pin is normally enabled (toggling) by default (but driven low when not enabled). OSC_EN is sampled on the rising edge of RST\# to determine if the on-chip oscillator is enabled, allowing operation with an external 25 MHz crystal. See Register 18.0 and Section 9.10: "System Clock Interface Pins (SCI)" for more information on OSC_EN/CLK125.

### 15.7 Auto MDI / MDI-X Function

For trouble-free configuration and management of Ethernet links, the CIS8201 includes robust Automatic Crossover Detection functionality for all three speeds (10BASE-T, 100BASE-TX, and 1000BASE-T) - fully compliant with the IEEE standard. In addition, the CIS8201 detects and corrects polarity errors on all MDI pairs, which is not required by the standard. Both the Automatic MDI/MDI-X and Polarity Correction functions are enabled by default. ${ }^{1}$ However, complete user control of these two features is contained in MII Registers 18.5 (Automatic MDI/MDI-X Correction) and 18.4 (Automatic Polarity Correction). Status bits for each of these functions are indicated in MII Registers 26.6 and 26.5. For all three speeds of operation, any of the following MDI pair (A, B, C, D) connection combinations may be supplied to the device, with complete automatic detection and correction by the CIS8201.

The CIS8201's Automatic MDI/MDI-X algorithm will successfully detect, correct, and operate with any of the MDI wiring pair combinations listed in the following table.

Table 15-3. Accepted MDI Pair Connection Combinations

| MDI Pair <br> Connection Combinations Accepted by CIS8201 | RJ-45 Connections |  |  |  | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1,2 | 3,6 | 4,5 | 7,8 |  |
|  | A | B | C | D | Normal MDI mode Normal DTE/NIC mode No crossovers |
|  | B | A | C | D | MDI-X mode <br> Normal for switches \& repeaters Crossover on A and B pairs only |
|  | A | B | D | C | Normal MDI mode <br> Normal for DTEs (NICs) <br> No crossovers <br> Pair swap on C and D pairs |
|  | B | A | D | C | Normal MDI-X mode <br> Normal switch/repeater mode <br> Crossovers assumed <br> Crossover on A and B pairs <br> Pair swap on $C$ and $D$ pairs |

[^9]The diagram below depicts the last combination in the table above, showing the CIS8201 operating with a link partner with crossovers on all four MDI pairs.


Figure 15-1. MDI / MDI-X Crossover Example

### 15.8 Parallel LED I/F

See Section 13: "Parallel LED Interface" for more information.

### 15.9 ActiPHY ${ }^{\text {TM }}$ Power Management

In addition to the IEEE-specified (i.e., Register bit $0.11=1$ ) and "sleep" power management modes, the CIS8201's ActiPHY™ power management mode enables support for power-sensitive applications such as laptop computers with Wake-on-LAN ${ }^{\text {TM }}$ capability by utilizing a signal-detect function ${ }^{1}$.

When the Station Manager detects that the PHY has not established a link for an arbitrary amount of time (determined by the Station Manager), it can put the PHY in a low-power energy-detect state by setting the ActiPHY ${ }^{\top \mathrm{M}}$ Enable bit (MII Register bit 23.5). In response, the PHY powers down all unused blocks, stops auto-negotiating, and enables the logic block that generates an interrupt when valid energy levels are detected on the media interface. The Station Manager also sets the Link StateChange/ActiPHY ${ }^{\top \mathrm{M}}$ interrupt mask bit (25.13) so that the PHY can generate an interrupt in response to a signal-detect event. With bits 23.5, 25.15, and 25.13 all set to " 1 ", the Interrupt Status Register (MII Register 26) must be read in order to automatically clear any pending interrupts. The PHY will only respond to the presence of valid network energy levels (listed in MII Register 22.11:10) when in this mode; it does not attempt to establish a link.

When the PHY does detect energy on the media interface, it sends an interrupt to the Station Manager if bits 25.15 and 25.13 are set to " 1 ". In response, the Station Manager must clear bit 23.5, which automatically brings the CIS8201 out of the ActiPHY ${ }^{\top \mathrm{M}}$ low-power mode and allows it to establish a link.

There are two ActiPHY ${ }^{\top M}$ power management modes. If bit 18.0 ( 125 MHz clock output enable bit) is set to " 1 ", then the PLL will remain on. If bit 18.0 is set to " 0 ", then the PLL will be turned off, further reducing power consumption. In either ActiPHY™ lowpower mode, the CIS8201 will consume less than 100 mW . See Section 18.4: "Thermal Specifications" for the typical power consumption values in each ActiPHY ${ }^{T M}$ mode.

### 15.10 Power Supply Decoupling and Board Layout Guidelines

Please refer to the System Schematics in this document and the Applications Note: "Design and Layout Guidelines for the CIS8201".

[^10]
## 16 MII Register Set Conventions

The MII registers' bit modes are defined in the following table.
Table 16-1. MII Register Bit Modes

| Register Bit Type | Description |
| :---: | :---: |
| R/W | Read and Write |
| RO | Read Only |
| LH | Latched High |
| LL | Latched Low |
| SC | Self-Cleared |
| RS | Reset-Sticky |

Register conventions are as follows:

- Shaded registers indicate standard MII registers.
- All unshaded registers are optional registers, per the IEEE 802.3 standard.
- "Reset value" refers to the state of register bit(s) after either a hardware or a software reset. The only difference between a hardware and software reset is that all internal analog reference voltages and currents, including the PLL, are powered down while a hardware reset is asserted, but are not powered down while a software reset is asserted.
- "Reset-Sticky" refers to register bit(s) that may not be reset when a software reset is issued - See section 22.29 for a description of the Reset-Sticky bit function.


### 16.1 MII Register Names \& Addresses

Table 16-2. MII Register Names \& Addresses

| Register Name | Register Number | Register Address (Hex) |
| :---: | :---: | :---: |
| Mode Control | 0 | 00 |
| Mode Status | 1 | 01 |
| PHY Identifier Register \#1 | 2 | 02 |
| PHY Identifier Register \#2 | 3 | 03 |
| Auto-Negotiation Advertisement | 4 | 04 |
| Auto-Negotiation Link Partner Ability | 5 | 05 |
| Auto-Negotiation Expansion | 6 | 06 |
| Auto-Negotiation Next-Page Transmit | 7 | 07 |
| Auto Negotiation Link Partner Next Page | 8 | 08 |
| 1000BASE-T Control | 9 | 09 |
| 1000BASE-T Status | 10 | 0A |
| Reserved | 11 | 0B |
| Reserved | 12 | OC |
| Reserved | 13 | 0D |
| Reserved | 14 | 0E |
| 1000BASE-T Status Extension \#1 | 15 | OF |
| 100BASE-TX Status Extension | 16 | 10 |
| 1000BASE-T Status Extension \#2 | 17 | 11 |
| Bypass Control | 18 | 12 |
| Receive Error Counter | 19 | 13 |
| False Carrier Sense Counter | 20 | 14 |
| Disconnect Counter | 21 | 15 |
| 10BASE-T Control \& Status | 22 | 16 |
| Extended PHY Control \#1 | 23 | 17 |
| Extended PHY Control \#2 | 24 | 18 |
| Interrupt Mask | 25 | 19 |
| Interrupt Status | 26 | 1A |
| Parallel LED Control | 27 | 1B |
| Auxiliary Control \& Status | 28 | 1C |
| Delay Skew Status | 29 | 1D |
| Reserved | 30 | 1E |
| Reserved | 31 | 1F |

### 16.2 Reset-Sticky Bits

Table 16-3. Reset-Sticky Bits

| Register | Bit | Name |
| :---: | :---: | :---: |
| 18 | Bypass Control Register |  |
|  | 6 | Bypass Non-compliant BCM5400 Detection |
|  | 3 | Parallel-Detect Control |
|  | 1 | Disable Automatic 1000BASE-T Next-Page Exchange |
|  | 0 | 125 MHz Clock Output Enable |
| 22 | 10BASE-T Control \& Status Register |  |
|  | 15 | Link Disable |
|  | 14 | Jabber Detect Disable |
|  | 13 | Disable 10BASE-T/100BASE-TX Echo Mode |
|  | 12 | SQE Disable Mode |
|  | 11:10 | Squelch Control |
|  | 5:3 | Current Reference Trim |
| 23 | Extended PHY Control Register \#1 |  |
|  | 15:12 | MAC Interface Mode Select |
|  | 11:9 | MAC Interface and Digital I/O Power Supply Voltage Select |
|  | 8 | RGMII Skew Timing Compensation Enable |
|  | 6 | TBI Bit Order Reversal Enable |
| 24 | Extended PHY Control Register \#2 |  |
|  | 15:13 | 100/1000BASE-T Edge Rate Control |
|  | 12:10 | 100/1000BASE-T Transmit Voltage Reference Trim |
|  | 9:7 | TX FIFO Latency Control for GMII, RGMII, TBI, and RTBI |
|  | 6:4 | RTX FIFO Latency Control (TBI Only) |
| 25 | Interrupt Mask Register |  |
|  | 14 | Speed State-Change Interrupt Mask |
|  | 13 | Link State-Change/ActiPHY ${ }^{\text {M }}$ Interrupt Mask |
|  | 12 | Duplex State-Change Interrupt Mask |
|  | 11 | Auto-Negotiation Error Interrupt Mask |
|  | 10 | Auto-Negotiation Done Interrupt Mask |
|  | 9 | Page-Received Interrupt Mask |
|  | 8 | Symbol Error Interrupt Mask |
|  | 7 | Descrambler Lock-Lost Interrupt Mask |
|  | 6 | MDI Crossover Interrupt Mask |
|  | 5 | Polarity-Change Interrupt Mask |
|  | 4 | Jabber-Detect Interrupt Mask |
|  | 3 | False Carrier Interrupt Mask |
|  | 2 | Parallel-Detect Interrupt Mask |
|  | 1 | MASTER/SLAVE Interrupt Mask |
|  | 0 | 10BASE-T RX_ER Interrupt Mask |
| 28 | Auxiliary Control \& Status Register |  |
|  | 2 | Mode/Duplex Pin Priority Select |
| 27 | Parallel LED Control Register |  |
|  | 14 | LINK10 LED Disable |
|  | 12 | LINK100 LED Disable |
|  | 10 | LINK1000 LED Disable |
|  | 8 | Duplex LED Disable |
|  | 6 | Activity LED Disable |
|  | 4 | Quality LED Disable |
|  | 3 | Pulse LED Enable |
|  | 2 | Blink/Activity Blink Enable |
|  | 1 | Blink/Activity Blink Rate |

16.3 MII Register Map Quick Reference (Sheet 1 of 2)

| Register | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Register 0 (00h) } \\ & \text { Mode Control Register } \end{aligned}$ | Sofware Reset | Loopback | Forced Speed Selectiou | $\begin{gathered} \text { Auto-Neg } \\ \text { Enableg } \end{gathered}$ | Power-Down | Isolate | $\begin{aligned} & \text { Restart } \\ & \text { Auto-Neg } \end{aligned}$ | Duplex Mode | Collision Test | $\underset{\substack{\text { Forced Speed } \\ \text { Selecti1] }}}{ }$ | Reserved | Resened | Reserved | Reserved | Reserved | Reserv |
| Register 1 (01h) Mode Status Register | 1008-T4 | 1008-X FDX | 1008-X HDX | ${ }^{108-T}$ FDX | 108-T HDX | 1008-T2 FDX | 1008-T2 HDX | Extended Status | Reserved | $\begin{aligned} & \text { Preamble } \\ & \text { Suppression } \end{aligned}$ | Auto-Neg | $\begin{gathered} \text { Remote } \\ \text { Fautt } \end{gathered}$ | $\begin{aligned} & \text { Auto-Neg } \\ & \text { Capability } \end{aligned}$ | $\underset{\substack{\text { Link } \\ \text { Status }}}{\text { Len }}$ | $\begin{aligned} & \text { Jabber } \\ & \text { Detect } \end{aligned}$ | $\begin{aligned} & \text { Extended } \\ & \text { Capability } \end{aligned}$ |
|  | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 |
| $\begin{aligned} & \text { Register 2 }(02 \mathrm{~h}) \\ & \text { PHY Identifier \#1 } \end{aligned}$ | OU_MSB[3] | OU_MSB[4] | OU_MSB[ [5] | OU_MSE[6] | OU_MSB[7] | OUI_MSE[[]] | OU_MSB[[] | OUI_MSE[10] | OULMSE[11] | OU_MSE[12] | OUI_MSE[13] | OUL_MSE[14] | OUI_MSE[15] | OUL_MSE[16] | OULMSE[17] | OU_MSE[18] |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| $\begin{aligned} & \text { Register 3 (03n) } \\ & \text { PHY Identifier \#2 } \end{aligned}$ | OUI_LSE[19] | OUU_LSB[20] | OUU_LSB[21] | OU_LSE[22] | OUI_LSB[23] | OUU_LSB[24] | Vendor Model Number[5] | Vendor Model Number[4] | Vendor Model Number[3] | Vendor Model Number[2] | Vendor Model Number[1] | Vendor Model Number[0] | Vendor Rev Number[3] | Vendor Rev Number[2] | Vendor Rev Number[1] | Vendor Rev Number[0] |
|  | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| Register 4 (04h)Auto-NegAdvertisementRegisterRegister 5 (05h)Auto-Neg Link PartnerAbility Register | Next Page | Reserved | Remote Fautt | Resened | Asymmetric Pause | $\underset{\substack{\text { Symmetric } \\ \text { Pause }}}{ }$ | 1008-T4 | 1008 -X FDX | 1008-X HDX | ${ }^{108-T}$ FDX | 108-T HDX | Selector Field[4] | Selector Field[]] | Selector Field[2] | Selector F Field[1] | Selector Field[0] |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |
|  | Next Page | ACK | Remote Fauth | Resened | Asymmetric Pause | Symmetric <br> Pause | 1008-T4 | 1008-X FDX | 1008-XHDX | ${ }^{108-T}$ FDX | 108-T HDX | Selector Field[4] | Selector Field[]] | Selector Field[2] | Selector Field[1] | Selector Field[0] |
| $\begin{aligned} & \text { Register 6 }(06 \mathrm{~h}) \\ & \text { Auto-Neg Expansion } \\ & \text { Register } \end{aligned}$ | Resened | Reserved | Reserved | Resened | Reserved | Reserved | Resened | Reserved | Reserved | Reserved | Reserved | Paralle Detect <br> Fault | LPNP Able | NP Able | Page Received | $\begin{aligned} & \text { LP Auto-Neg } \\ & \text { Able } \end{aligned}$ |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| $\begin{aligned} & \text { Register } 7(07 \mathrm{~h}) \\ & \text { Auto-Neg NP Transmit } \\ & \text { Register } \end{aligned}$ | Next Page | Reserved | Message Page | ACK2 | Toggle | $\begin{gathered} \text { Messagel } \\ \text { Unformated } \end{gathered}$ | Message/ Unformatted $[9]$ | $\begin{gathered} \text { Messagel } \\ \text { Unformatteo }[8] \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { Message/ } \\ \text { Unformatted[7] } \\ \hline \end{array}$ | Message/ Unformatted[6] |  | $\begin{array}{\|c\|} \hline \text { Message/ } \\ \text { Unformatted[4] } \end{array}$ | $\begin{aligned} & \text { Messagelel } \\ & \text { Unformated [3] } \end{aligned}$ | $\begin{aligned} & \text { Messagele } \\ & \text { Unformatede[ }[2] \end{aligned}$ | $\begin{gathered} \text { Messag/ } \\ \text { Unfomatted[1] } \end{gathered}$ |  |
|  | 0 | 0 | , | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| Register 8 (08h) Auto-Neg Link Partner NP Receive Register | LP Next Page | LPACK | $\begin{aligned} & \text { LP Message } \\ & \text { Page } \end{aligned}$ | LP ACK2 | LP Toggle | LP Message/ Unformatted[10] | LP Message/ Unformatted[9] | LP Message/ Unformatted[8] | LP Message/ Unformatted[7] | LP Message/ Unformatted[6] | LP Message/ Unfomatted[5] | LP Message/ | LP Message/ Unformatted[3] | LP Message/ Unformatted[2] | $\begin{aligned} & \text { LP Messagel } \\ & \text { Untomateoc }[1] \end{aligned}$ | LP Message/ Unformatted [0] |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Register 9 (09h) 1000BASE-T Contro Register | Transmit Test[1] | Transmit Test[2 | Transmit Test[3] | $\begin{gathered} \hline \text { M/S Config } \\ \text { Enable } \end{gathered}$ | $\begin{aligned} & \text { MS Config } \\ & \text { Value } \end{aligned}$ | Port Type | 10008-T F FX | 10008-T T CD | Resened | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| $\begin{aligned} & \text { Register } 10(0 \mathrm{Ah}) \\ & 1000 \mathrm{BASE} \text {-T Status } \end{aligned}$ Register | $\begin{aligned} & \text { M/s Config } \\ & \text { Faunt } \end{aligned}$ | M/S Config Resolution | Local Receiver Status | $\begin{array}{c\|} \hline \text { Remote } \\ \text { Receiver Status } \end{array}$ | $\begin{aligned} & \mathrm{LP} 1000 \mathrm{B-T} \\ & \mathrm{FDX} \end{aligned}$ | $\begin{gathered} \text { LP 1000B-T } \\ \text { HDX } \end{gathered}$ | Reserved | Reserved | Idle Error Count[7] | Idile Error Count[6] | Idde Error Count(5] | Idle Error Count[4] | Idle Error Count[3] | $\begin{gathered} \text { \|ale Error } \\ \text { Count }[2] \end{gathered}$ | Idle Error Count[1] | $\begin{aligned} & \text { Idie Error } \\ & \text { Cunt } 0 \text { I } \end{aligned}$ |
| $\begin{aligned} & \text { Register } 11 \text { (0Bh) } \\ & \text { Reserved Register } \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | Resen | Reserved | Reserved | Resened | Reserve | Reserve | Resene | Reserve | esen | Reserve | Reserve | Resene | Reserve | Reserve | Reserv | ser |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| $\begin{aligned} & \text { Register } 12 \text { (0Ch) } \\ & \text { Reserved Register } \end{aligned}$ | Resered | Reserved | Reserved | Reserved | Reserved | Reserved | Reseved | Reserved | Resenved | Reserved | Reserved | Resened | Reserved | Reserved | Reserved | Reserved |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| $\begin{aligned} & \text { Register } 13 \text { (0Dh) } \\ & \text { Reserved Register } \end{aligned}$ | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Resered | Reserved | Reserved | Reserved | Reserved |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Register 14 ( 0 Eh) Reserved Register | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Resened | Reserved | Reserved | Reserved | Reserved |
|  | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Register 15 ( 0 Fh ) 1000BASE-T Status Extension Register | 10008-X FDX | 10008-x HDX | 10008-T T FD | 10008-T HDX | Reserved | Reserved | Resened | Reserved | Resened | Reserved | Reserved | Resened | Reserved | Reserve | Re | Reserve |
|  | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

16.4 MII Register Map Quick Reference (Sheet 2 of 2)

| Register | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Extension Register <br> Register 16 (10h) 100BASE-TX Status Extension Register | 100B-TX <br> Descrambler <br> Locked <br> 0 | 100B-TX Lock Error Detected 0 | 100B-TX Disconnect State 0 | 100B-TX Current Link Status 0 | $\begin{gathered} \text { 100B-TX } \\ \text { Receive Error } \\ \text { Detected } \\ 0 \\ \hline \end{gathered}$ | $\begin{gathered} \text { 100B-TX } \\ \text { Transmit Error } \\ \text { Detected } \\ 0 \\ \hline \end{gathered}$ | 100B-TX SSD Error Detected | 100B-TX ESD Error Detected | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| Register 17 (11h) 1000BASE-T Status Extension Register \#2 | $\begin{gathered} \text { 1000B-T } \\ \begin{array}{c} \text { Descrambler } \\ \text { Locked } \\ 0 \end{array} \\ \hline \end{gathered}$ | 1000B-T Lock Error Detected 0 | 1000B-T Disconnect State 0 | $\begin{aligned} & \text { 1000B-T } \\ & \text { Current Link } \\ & \text { Status } \end{aligned}$ | 1000B-TReceive Error <br> Detected <br> 0$\quad 0$ | 1000B-T Transmit Error Detected 0 | $\begin{aligned} & \text { 1000B-T SSD } \\ & \text { Error Detected } \end{aligned}$ | 1000B-T ESD Error Detected | 1000B-T Carrier Extension Error Detected 0 | $\begin{array}{\|c\|} \hline \text { Non-compliant } \\ \text { BCM5400 } \\ \text { Detected } \\ 0 \\ \hline \end{array}$ | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| Register 18 (12h) Bypass Control Register | Transmit Disable <br> 0 | Bypass 4B5B Encoder/ Decoder 0 | Bypass Scrambler <br> 0 | $\begin{gathered} \text { Bypass } \\ \text { Descrambler } \\ 0 \\ \hline \end{gathered}$ | Bypass PCS Receive | $\begin{gathered} \text { Bypass PCS } \\ \text { Transmit } \end{gathered}$ | Bypass LFI Timer | Transmitter Test Clock Enable | $\begin{aligned} & \text { Non-compliant } \\ & \text { BCM5400 } \\ & \text { Detect } \end{aligned}$ | Bypass Noncompliant BCM5400 0 | Disable Automatic Pair Swap Correction 0 | Disable Polarity Correction | $\begin{array}{\|c\|c\|} \hline \text { Parallel-Detect } \\ \text { Control } \end{array}$ | Disable Pulse Shaping Filter | Disable Auto 1000B-T NP Exchange 0 | 125MHz Clock Output Enable 1 |
| Register 19 (13h) Receive Error Counter Register | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | $\begin{aligned} & \text { Receive Error } \\ & \text { Counter[7] } \end{aligned}$ | Receive Error Counter[6] | $\begin{aligned} & \text { Receive Eror } \\ & \text { Counter[5] } \end{aligned}$ | $\begin{aligned} & \text { Receive Error } \\ & \text { Counter[4] } \end{aligned}$ | Receive Error Counter[3] | $\begin{aligned} & \text { Receive Eror } \\ & \text { Counter[2] } \end{aligned}$ | Receive Error Counter[1] | $\begin{aligned} & \text { Receive Error } \\ & \text { Counter[0] } \end{aligned}$ |
| Register 20 (14h) False Carrier Sense Counter Register | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | False Carrier Counter[7] | False Carrier Counter[6] | False Carrier Counter[5] | False Carrier Counter[4] | False Carrier Counter[3] | False Carrier Counter[2] | False Carrier Counter[1] | False Carrier Counter[0] |
| Register 21 (15h) Disconnect Counter Register | Reserved | eserved | Reserved | eserved | Reserved | Reserved | Reserved | Reserved | Disconnect Counter[7] | sconnect ounter[6] | Disconnect Counter[5] | sconnect | Disconnect Counter[3] | Disconnect Counter[2] | Disconnect Counter[1] | Disconnect Counter[0] |
| Register 22 (16h) 10BASE-T Control \& Status Register | Link Integrity Test Disable <br> 0 | Jabber Detect Disable <br> 0 | Echo Disable | SQE Disable | Squelch[1] | Squelch[0] | Reserved | EOF Error Detected <br> 0 | 10B-T Disconnect <br> 0 | 10B-T Link Status 0 | Current Re Trim[2] <br> 0 | Current Ref Trim[1] | Current Ref Trim[0] | Reserved | Reserved | Reserved |
| Register 23 (17h) <br> Extended PHY Control Register \#1 | MAC I/F Mode[3] <br> 0 | MAC I/F Mode[2] $0$ | MAC IF Mode[1] $0$ | MAC I/F Mode[0] <br> 0 | MAC I/F Voltage[2] $0$ | MAC I/F Voltage[1] | MAC I/F Voltage[0] $0$ | RGMII Skew Compensation <br> 0 | EWRAP | TBI Bit Order Reversal <br> 0 | ActiPHY ${ }^{\text {™ }}$ | Reserved | Reserved | Reserved | GMII Transmit Pin Reversal <br> 0 | Reserved |
| Register 24 (18h) Extended PHY Control Register \#2 | $\begin{aligned} & \text { 100/1000B-TX } \\ & \text { Edge Rate[2] } \end{aligned}$ | $\begin{aligned} & \text { 100/1000B-TX } \\ & \text { Edge Rate[1] } \end{aligned}$ | $\begin{aligned} & \text { 100/1000B-TX } \\ & \text { Edge Rate[0] } \end{aligned}$ | $\begin{gathered} \text { 100/1000B-TTX } \\ \text { VRef Trim[2] } \\ 0 \\ \hline \end{gathered}$ | $\begin{gathered} \text { 100/1000B-T TX } \\ \text { VRef Trim[1] } \end{gathered}$ | $\begin{gathered} \text { 100/1000B-T TX } \\ \text { VRef Trim[0] } \end{gathered}$ | TX FIFO Depth[2] (a) modes) 1 | TX FIFO Depth[1] (all modes) 0 | TXFIFO Depth[0] (all modes) 0 | $\begin{gathered} \text { RXFIFO } \\ \text { Depth[2] (TBI) } \end{gathered}$ | $\begin{gathered} \text { RX FIFO } \\ \text { Depth[1] (TBI) } \end{gathered}$ | $\begin{gathered} \text { RX FIFO } \\ \text { Depth[0] (TBI) } \end{gathered}$ | Cable Quality Status | $\begin{aligned} & \text { Cable Quality } \\ & \text { Status } \end{aligned}$ | Cable Quality Status |  |
| Register 25 (19h) Interrupt Mask Register | Interupt Pin <br> Enable | $\begin{aligned} & \hline \text { Speed State- } \\ & \text { Change } \\ & \text { Interrupt Mask } \\ & 0 \end{aligned}$ | $\begin{array}{\|c\|c\|} \hline \text { Link State-Chg/ } \\ \text { ActipHTM } \\ \text { Interupt Mask } \\ 0 \end{array}$ | $\begin{aligned} & \hline \text { Duplex State- } \\ & \text { Change } \\ & \text { Interupt Mask } \\ & 0 \end{aligned}$ | Auto-Neg Error Interrupt Mask | $\begin{array}{\|c} \hline \text { Auto-Neg-Done } \\ \text { Interrupt Mask } \end{array}$ | Page-Received Interrupt Mask 0 | Symbol Error Interrupt Mask | $\begin{gathered} \hline \text { Descrambler } \\ \text { Lock-Lost } \\ \text { Interrupt Mask } \\ 0 \\ \hline \end{gathered}$ | MDI Crossover Interrupt Mask | Polarity-Change Interrupt Mask | Jabber-Detect Interrupt Mask | False Carrier | Parallel-Detect Interrupt Mask | MASTER SLAVE Interrupt Mask 0 | $\begin{gathered} \hline \text { 10B-T RXXER } \\ \text { Interrupt Mask } \\ 0 \\ \hline \end{gathered}$ |
| Register 26 (1Ah) Interrupt Status Register | Interupt Status | $\begin{array}{\|c} \hline \text { Speed State- } \\ \text { Change } \\ \text { Interrupt Status } \\ 0 \end{array}$ | Link State-Chg/ ActiPHY ${ }^{\text {TM }}$ Interrupt Status | $\begin{array}{\|c\|} \hline \text { Duplex State- } \\ \text { Change } \\ \text { Interrupt Status } \\ 0 \end{array}$ | Auto-Neg Error Interrupt Status | Auto-Neg-Done Interrupt Status | Page-Received Intterupt Status | Symbol Error Interrupt Status | $\begin{array}{\|c} \hline \text { Descrambler } \\ \text { Lock-Lost } \\ \text { Interrupt Status } \\ 0 \end{array}$ | MDI Crossover Interrupt Status | Polarity-Change Interrupt Status | Jabber-Detect Interrupt Status | False Carrier Interrupt Status | Parallel-Detect Interrupt Mask | MASTER/ SLAVE Interrupt Status 0 | RX_ERInterrupt Status |
| Register 27 (1Bh) Parallel LED Control Register | Link10 LED | Link10 LED Disable <br> 0 | $\begin{gathered} \hline \text { Link100 LED } \\ \text { Force On } \\ 0 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \begin{array}{c} \text { Link100 LED } \\ \text { Disable } \end{array} \\ 0 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { Link1000 LED } \\ \text { Force On } \\ 0 \end{gathered}$ | $\begin{aligned} & \text { Link1000 LED } \\ & \text { Disable } \end{aligned}$ | Duplex LED Force On 0 | Duplex LED | Activity LED Force On | Activity LED Disable | Quality LED | Quality LED | LED Pulse Enable | Link/Activity LED Blink Enable 0 | Link/Activity Blink Rate <br> 0 | Reserved |
| Register 28 (1Ch) Auxiliary Control \& Status Register | Auto-Neg Complete <br> 0 | Auto-Neg Disabled <br> 0 | $\begin{array}{\|c\|} \hline \mathrm{MDI/MDI}-\mathrm{X} \\ \text { XOver Indication } \\ \hline \end{array}$ | CD Pair Swap | A Polarity Inversion | B Polarity Inversion | C Polarity Inversion 0 | D Polarity Inversion | Reserved | Reserved | Duplex Status | Speed Status[1] | Speed Status[0] | Mode/Duplex Pin Priority 0 | Reset Control | Reserved |
| Register 29 (1Dh) Delay Skew Status Register | Reserved | Pair A Delay Skew[2] | Pair A Delay Skew[1] | Pair A Delay Skew[0] | Reserved | Pair B Delay Skew[2] | Pair B Delay Skew[1] | Pair B Delay Skew[0] | Reserved | Pair C Delay Skew[2] | Pair C Delay Skew[1] | Pair C Delay Skew[0] | Reserved | $\begin{aligned} & \hline \text { Pair D Delay } \\ & \text { Skew[2] } \end{aligned}$ | $\begin{aligned} & \hline \text { Pair D Delay } \\ & \text { Skew[1] } \end{aligned}$ | $\begin{aligned} & \hline \text { Pair D Delay } \\ & \text { Skew[0] } \end{aligned}$ |
| Register 30 (1Eh) Reserved Register | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| Register 31 (1Fh) Reserved Register | Reserved | Reserved | Reserved 0 | Reserved 0 | Reserved | Reserved | Reserved 0 | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |

## 17 MII Register Descriptions

### 17.1 Register 0 (00h) - Mode Control Register

|  | Register 0 (00h) - Mode Control Register |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Access | States | Reset Value |
| 15 | Software Reset | $\begin{aligned} & \mathrm{R} / \mathrm{W} \\ & \mathrm{SC} \end{aligned}$ | 1 = Reset asserted <br> $0=$ Reset de-asserted | 0 |
| 14 | Loopback | R/W | $\begin{aligned} & 1=\text { Loopback on } \\ & 0=\text { Loopback off } \\ & \hline \end{aligned}$ | 0 |
| 6, 13 | Forced Speed Selection | R/W | $\begin{aligned} & 00=10 \mathrm{Mbps} \\ & 01=100 \mathrm{Mbps} \\ & 10=1000 \mathrm{Mbps} \\ & 11=\text { Reserved } \end{aligned}$ | 10 |
| 12 | Auto-Negotiation Enable | R/W | 1 = Auto-Negotiation on $0=$ Auto-Negotiation off | 1 |
| 11 | Power-Down | R/W | $\begin{aligned} & 1 \text { = Power-down } \\ & 0=\text { Power-up } \end{aligned}$ | 0 |
| 10 | Isolate ${ }^{1}$ | R/W | $\begin{aligned} & 1=\text { Isolate PHY } \\ & 0=\text { Connect PHY to MII } \end{aligned}$ | 0 |
| 9 | Restart Auto-Negotiation | $\begin{array}{\|l} \hline R / W \\ S C \end{array}$ | $\begin{aligned} & 1=\text { Restart MII } \\ & 0=\text { Normal operation } \end{aligned}$ | 0 |
| 8 | Duplex Mode | R/W | 1 = Full duplex <br> 0 = Half duplex | 0 |
| 7 | Collision Test Enable | R/W | 1 = Collision test enabled <br> $0=$ Collision test disabled | 0 |
| 6 | MSB for Speed Selection (see bit 13 above) | - | - | 1 |
| 5:0 | Reserved | - | - | 000000 |

${ }^{1}$ Setting this bit does not isolate the GMII/MII inputs (i.e. when isolate bit is set the GMII/MII data on TX pins will be transmitted on the MDI interface if the link is up). This behavior does not comply with the IEEE 802.3 standard. To isolate the GMII/MII inputs, both MII Register bits 0.11 and 0.10 must be set. It should be noted that setting bits 0.11 and 0.10 will cause the link to drop.

### 0.15 - Software Reset

Software Reset (i.e., setting Software Reset to " 1 ") is self-clearing (i.e., automatically set to " 0 "). The only difference between a hardware and software reset is that a hardware reset also powers down all internal analog reference voltages and currents, including the PLL.

Once Software Reset is asserted, the PHY is returned to normal operating mode and is ready for the next SMI transaction, so Software Reset always reads back " 0 ". Software Reset restores all SMI registers to their default states unless the reset-sticky control bit 28.1 is set. When control bit 28.1 is set to " 1 ", the reset-sticky bits retain their values after a software reset, as specified in table 21-3. See section 22.24 for more details.

### 0.14 - Loopback

When Loopback is asserted, the Transmit Data (TXD) on the MAC interface is looped back as Receive Data (RXD). In loopback mode, no signal is transmitted over the network media. The loopback mechanism works in all (10/100/1000) modes of operation. The operating mode is determined by resister bits $0.13,0.6$ (Forced Speed Selection)

### 0.13, 0.6 - Forced Speed Selection

These bits determine the 10/100/1000 speed when Auto-Negotiation is disabled by clearing control bit 0.12 . These bits are ignored if control bit 0.12 is set. Note that Auto-Negotiation is always required in 1000BASE-T mode in normal operating modes
unless the MODE, FRC_DPLX, and ANEG_DIS pins are used (see MII Register 28 for more information). These bits also set the operating mode when loopback ( 0.14 ) is set to " 1 ".

### 0.12 - Auto-Negotiation Enable

After a power-up, or reset, the PHY automatically activates the Auto-Negotiation state machine, setting bit 0.12 to a " 1 ". If bit 0.12 is written to a " 0 ", the Auto-Negotiation process is disabled, and the present contents of the PHY's SMI register bits determine the operating characteristics. However, the values of the MODE10/100/1000, FRC_DPLX, and ANEG_DIS pins take precedence in setting the advertised operating capabilities determined by the PHY's SMI register bits, unless MII Register bit 28.2 (Mode/Duplex Pin Priority Select bit) is set to "1". Note that Auto-Negotiation is always required in 1000BASE-T mode.

### 0.11 - Power-Down

Power-Down functions the same as Software Reset, except that it is not self-clearing, and that R/W SMI bits are not restored to their default states by Power-Down. After Power-Down is deactivated (i.e., set to "1"), the PHY will be ready for normal operation before the next SMI transaction. If Auto-Negotiation is enabled, the PHY will begin Auto-Negotiation immediately upon exiting Power-Down.

### 0.10 - Isolate ${ }^{1}$

When Isolate is asserted (i.e., set to " 1 "), all MII and GMII outputs (except for MDIO) will be high impedance. Operation of the PHY is otherwise unaffected. For example, if Isolate is asserted while Auto-Negotiation is under way, Auto-Negotiation will continue unaffected.

## 0.9 - Restart Auto-Negotiation

When Restart Auto-Negotiation is asserted (i.e., set to " 1 "), the Auto-Negotiation state machine will restart the Auto-Negotiation process, even if it is in the middle of an Auto-Negotiation process. This control bit is self-clearing, meaning that it will always return a " 0 " when read.

## 0.8 - Duplex Mode

The CIS8201 operates in half-duplex by default when auto-negotiation is disabled. The CIS8201 can be reconfigured to operate in full-duplex by setting the Duplex Mode bit to a " 1 " while Auto-Negotiation is disabled by clearing bit 0.12 . Changes to the state of Duplex Mode while Auto-Negotiation is enabled are ignored.

## 0.7 - Collision Test Enable

The collision test mode allows the COL pins to be tested during loopback mode. While the collision test mode is enabled (by setting Collision Test Enable to a "1"), asserting TX_EN will cause the COL output to go high within 512 bit times. De-asserting TX_EN will cause the COL output to go low within 4 bit times. The collision test mode should be enabled only when loopback is enabled.

## 05:0 - Reserved

[^11]
### 17.2 Register 1 (01h) - Mode Status Register

|  | Register 1 (01h) - Mode Status Register |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Access | States | Reset Value |
| 15 | 100BASE-T4 Capability | RO | 1 = 100BASE-T4 capable | 0 |
| 14 | 100BASE-X FDX Capability | RO | 1 = 100BASE-X FDX capable | 1 |
| 13 | 100BASE-X HDX Capability | RO | 1 = 100BASE-X HDX capable | 1 |
| 12 | 10BASE-T FDX Capability | RO | 1 = 10BASE-T FDX capable | 1 |
| 11 | 10BASE-T HDX Capability | RO | 1 = 10BASE-T HDX capable | 1 |
| 10 | 100BASE-T2 FDX Capability | RO | 1 = 100BASE-T2 FDX capable | 0 |
| 9 | 100BASE-T2 HDX Capability | RO | 1 = 100BASE-T2 HDX capable | 0 |
| 8 | Extended Status Enable | RO | 1 = Extended status information present in R15 | 1 |
| 7 | Reserved | RO |  | 0 |
| 6 | Preamble Suppression Capability | RO | $1=$ MF preamble may be suppressed <br> $0=$ MF preamble always required | 1 |
| 5 | Auto-Negotiation Complete | RO | $1=$ Auto-Negotiation complete $0=$ Auto-Negotiation not complete | 0 |
| 4 | Remote Fault | $\begin{aligned} & \mathrm{RO} \\ & \mathrm{LH} \end{aligned}$ | 1 = Far-end fault detected <br> $0=$ No fault detected | 0 |
| 3 | Auto-Negotiation Capability | RO | 1 = Auto-Negotiation capable | 1 |
| 2 | Link Status | $\begin{aligned} & \mathrm{RO} \\ & \mathrm{LL} \end{aligned}$ | $\begin{aligned} & 1=\text { Link is up (Link pass) } \\ & 0=\text { Link is down (Link fail) } \end{aligned}$ | 0 |
| 1 | Jabber Detect | $\begin{aligned} & \mathrm{RO} \\ & \mathrm{LH} \end{aligned}$ | 1 = Jabber condition detected <br> $0=$ No jabber condition detected | 0 |
| 0 | Extended Capability | RO | 1 = Extended register capable | 1 |

### 1.15 - 100BASE-T4 Capability

The CIS8201 is not 100BASE-T4 capable, so this bit is hard-wired to " 0 ".

### 1.14 - 100BASE-X FDX Capability

The CIS8201 is 100BASE-X FDX capable, so this bit is hard-wired to " 1 ".

### 1.13 - 100BASE-X HDX Capability

The CIS8201 is 100BASE-X HDX capable, so this bit is hard-wired to " 1 ".

### 1.12 - 10BASE-T FDX Capability

The CIS8201 is 10BASE-T FDX capable, so this bit is hard-wired to " 1 ".

### 1.11 - 10BASE-T HDX Capability

The CIS8201 is 10BASE-T HDX capable, so this bit is hard-wired to " 1 ".

### 1.10 - 100BASE-T2 FDX Capability

The CIS8201 is not 100BASE-T2 FDX capable, so this bit is hard-wired to " 0 ".

## 1.9 - 100BASE-T2 HDX Capability

The CIS8201 is not 100BASE-T2 HDX capable, so this bit is hard-wired to " 0 ".

## 1.8 - Extended Status Enable

The CIS8201 is extended status capable, so this bit is hard-wired to " 1 ".

## 1.7 - Reserved

## 1.6 - Preamble Suppression Capability

The CIS8201 accepts management frames on the SMI without preambles, so preamble suppression capability is hard-wired to " 1 ". The management frame preamble may be as short as 1 bit.

## 1.5 - Auto-Negotiation Complete

When this bit is a " 1 ", the contents of Registers $4,5,6$, and 15 are valid.

## 1.4 - Remote Fault

Bit 1.4 will be set to " 1 " if the Link Partner signals a far-end fault. The bit is cleared automatically upon a read if the far-end fault condition has been removed.

## 1.3 - Auto-Negotiation Capability

The CIS8201 is Auto-Negotiation capable, so this bit is hard-wired to " 1 ". Note that this bit will read a " 1 " even if AutoNegotiation is disabled via bit 0.12.

## 1.2 - Link Status

This bit will return a " 1 " when the CIS8201 link state machine has reached the "link pass" state, meaning that a valid link has been established. If the link is subsequently lost, the Link Status will revert to a " 0 " state. It will remain a " 0 " until Link Status is read while the link state machine is in the "link pass" state. In this case, Link Status will return a " 0 ", but it will return a " 1 " on subsequent reads as long as the "link pass" state is maintained.

## 1.1 - Jabber Detect

Note that Jabber Detect is required for 10BASE-T mode only. Jabber Detect will be set to "1" when the jabber condition is detected. Jabber Detect will be cleared automatically when this register is read.

## 1.0 - Extended Capability

The CIS8201 has extended register capability, so this bit is hard-wired to " 1 ".

### 17.3 Register 2 (02h) - PHY Identifier Register \#1

|  | Register 2(02h) - Mode Control Register |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| $15: 0$ | Organizationally Unique Identifier | RO | OUl most significant bits <br> (Cicada OUI bits 3:18) | 00000000000001111 <br> or <br> (000Fh) |

### 2.15:0 - PHY Identifier Register \#1

Cicada has been assigned an OUI from the IEEE of 0003F1h. Per IEEE requirements, only OUI bits 3 to 18 are used in this register.

### 17.4 Register 3 (03h) - PHY Identifier Register \#2

|  | Register 3 (03h) - PHY Identifier Register \#2 |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Bit | Name | Access | States | Reset Value |
| $15: 10$ | Organizationally Unique Identifier | RO | OUI least significant bits <br> (Cicada OUI bits 19:24) | 110001 |
| $9: 4$ | Vendor Model Number | RO | Vendor's model number (IC) | $000001=$ CIS8201 |
| $3: 0$ | Vendor Revision Number | RO | Vendor's revision number (IC) | $0001=$ Silicon Revision A0 <br> $0010=$ Silicon Revision A1 <br> $0011=$ Silicon Revision A2 |

### 3.15:0 - PHY Identifier Register \#2

Cicada has been assigned an OUI from the IEEE of 0003F1h. Per IEEE requirements, only OUI bits 19 to 24 are used in this register.

### 17.5 Register 4 (04h) - Auto-Negotiation Advertisement Register

|  | Register 4 (04h) - Auto-Negotiation Advertisement Register |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Access | States | Reset Value |
| 15 | Next-Page Transmission Request | R/W | 1 = Next-Page transmission request | 0 |
| 14 | Reserved | RO |  | 0 |
| 13 | Transmit Remote Fault | R/W | 1 = Transmit remote fault | 0 |
| 12 | Reserved technologies | R/W |  | 0 |
| 11 | Advertise Asymmetric Pause | R/W | 1 = Advertise Asymmetric Pause capable | 0 |
| 10 | Advertise Symmetric Pause | R/W | 1 = Advertise Symmetric Pause capable | 0 |
| 9 | Advertise 100BASE-T4 Capability | R/W | 1 = 100BASE-T4 capable | 0 |
| 8 | Advertise 100BASE-X FDX | R/W | 1 = 100BASE-X FDX capable | 1 |
| 7 | Advertise 100BASE-X HDX | R/W | 1 = 100BASE-X HDX capable | 1 |
| 6 | Advertise 10BASE-T FDX | R/W | 1 = 10BASE-T FDX capable | 1 |
| 5 | Advertise 10BASE-T HDX | R/W | 1 = 10BASE-T HDX capable | 1 |
| 4:0 | Advertise Selector Field | R/W |  | 00001 |

This register controls the advertised abilities of the local (not remote) PHY. The state of this register is latched when the AutoNegotiation state machine enters the ABILITY_DETECT state. Thus, any writes to this register prior to completion of AutoNegotiation as indicated by bit 1.5 should be followed by a re-negotiation for the new values to be properly used for AutoNegotiation. Once Auto-Negotiation has completed, this register value may be read via the SMI to determine the highest common denominator technology.

### 4.15 - Auto-Negotiation Additional Next-Page Transmission Request

In 1000BASE-T, there are required Next-Pages transmitted per the standard. A user may optionally transmit additional NextPages. The CIS8201 supports additional Next-Page transmission. Bit 4.15 is set by the user to request additional Next-Page transmission. See description of register bit 18.1 for more details on Next-Page exchanges.

### 4.14, 4.12 - Reserved

### 4.13 - Transmit Remote Fault

The state of this bit is transmitted to the Link Partner during Auto-Negotiation. This bit does not have any effect on the local PHY operation. This bit is automatically cleared following a successful negotiation with the Link Partner.

### 4.11:10 - Advance Pause Capability

These bits are used by the local MAC to communicate pause capability to the Link Partner; this has no effect on PHY operation.

## 4.9:5 - Advertise Capability

Bits 4.9:5 allow the user to customize the ability information transmitted to the Link Partner. The default value for each bit reflects the abilities of the local PHY. By writing a "1" to any of the bits, the corresponding ability will be advertised to the Link Partner. Writing a " 0 " to any bit causes the corresponding ability to be suppressed from transmission. The state of these bits has no other effect on the operation of the local PHY. Resetting the chip restores the default bit values. Note that the default values of these bits indicate the true ability of the CIS8201.

## 4.4:0 - Advertise Selector Field

Since the CIS8201 is a member of the 802.3 class of PHYs, the Advertise Selector Field defaults to " 00001 ". These bits are R/W only because the Ethernet standard requires them to be R/W. However, these bits should not be changed because an 802.3 PHY uses them to verify that the Link Partner is also an 802.3 PHY before completing Auto-Negotiation.

### 17.6 Register 5 (05h) - Auto-Negotiation Link Partner Ability Register

|  | Register 5 (05h) - Auto-Negotiation Link Partner Ability Register |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Access | States | Reset Value |
| 15 | LP Next-Page Transmit Request | RO | 1 = LP NP transmit request | 0 |
| 14 | LP Acknowledge | RO | 1 = LP acknowledge | 0 |
| 13 | LP Remote Fault | RO | 1 = LP remote fault | 0 |
| 12 | Reserved technologies | RO |  | 0 |
| 11 | LP Asymmetric Pause Capability | RO | 1 = Advertise Asymmetric Pause capable | 0 |
| 10 | LP Symmetric Pause Capability | RO | 1 = Advertise Symmetric Pause capable | 0 |
| 9 | LP Advertise 100BASE-T4 Capability | RO | 1 = LP Advertise 100BASE-T4 capable | 0 |
| 8 | LP Advertise 100BASE-X FDX | RO | 1 = LP 100BASE-X FDX capable | 0 |
| 7 | LP Advertise 100BASE-X HDX | RO | 1 = LP 100BASE-X HDX capable | 0 |
| 6 | LP Advertise 10BASE-T FDX | RO | 1 = LP 10BASE-T FDX capable | 0 |
| 5 | LP Advertise 10BASE-T HDX | RO | 1 = LP 10BASE-T HDX capable | 0 |
| 4:0 | LP Advertise Selector Field | RO | LP Advertise Selector Field | 00000 |

### 5.15 - LP Next-Page Transmit Request

Bit 5.15 returns a " 1 " when the Link Partner implements the Next-Page function and has Next-Page information it wants to transmit. The state of this bit is valid when the Auto-Negotiation Complete bit (1.5) or the Page Received bit (6.1) is set.

### 5.14 - LP Acknowledge

Bit 5.14 returns a " 1 " when the Link Partner signals that it has received the Link Code Word from the local PHY. The local PHY uses this bit for proper Link Code Word exchange, as defined in Clause 28 of IEEE 802.3.

### 5.13 - LP Remote Fault

Bit 5.13 returns a " 1 " when the Link Partner signals that a remote fault (from its perspective) has occurred. The local PHY does not otherwise use this bit.

### 5.12 - Reserved

### 5.11 - LP Asymmetric Pause Capability

The LP Asymmetric Pause Capability bit indicates whether the Link Partner has asymmetric pause capability. This bit is used by the Link Partner's MAC to communicate symmetric pause capability to the local MAC; it has no effect on PHY operation.

### 5.10 - LP Symmetric Pause Capability

The LP Symmetric Pause Capability bit indicates whether the Link Partner supports symmetric pause frame capability. This bit is used by the Link Partner's MAC to communicate symmetric pause capability to the local MAC; it has no effect on PHY operation.

## 5.9:5 - Advertise Capability

Bits 9:5 reflect the abilities of the Link Partner. A "1" on any of these bits indicates that the Link Partner advertises capability of performing the corresponding mode of operation.

## 5.4:0 - LP Selector Field Status

Bits 5.4:0 indicate the state of the Link Partner's Selector Field. The local PHY does not otherwise use these bits.

### 17.7 Register 6 (06h) - Auto-Negotiation Expansion Register

|  | Register $\mathbf{6}(\mathbf{0 6 h})$ - Auto-Negotiation Expansion Register |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Bit | Name | Access | States | Reset Value |
| $15: 5$ | Reserved | RO |  | 00000000000 |
| 4 | Parallel Detection Fault | RO <br> LH | $1=$ Parallel detection fault | 0 |
| 3 | LP Next-Page Able | RO | $1=$ LP Next-Page capable | 0 |
| 2 | Local PHY Next-Page Able | RO | $1=$ Next-Page capable | 1 |
| 1 | Page Received | RO <br> LH | $1=$ New page has been received | 0 |
| 0 | LP Auto-Negotiation Able | RO | $1=$ LP Auto-Negotiation capable | 0 |

### 6.15:5 - Reserved

## 6.4 - Parallel Detection Fault

Parallel Detection Fault returns a "1" when a parallel detection fault occurs in the local Auto-Negotiation state machine. Once set, this bit is automatically cleared when (and only when) Register 6 is read.

## 6.3 - LP Next-Page Able

LP Next-Page Able returns a "1" when the Link Partner has Next-Page capabilities. This bit is used in the Auto-Negotiation state machines, as defined in Clause 28 of IEEE 802.3. The state of this bit is valid when the Auto-Negotiation Complete bit (1.5) or the Page Received bit (6.1) is set.

## 6.2 - Local PHY Next-Page Able

Since the CIS8201 is Next-Page able, this bit is hard-wired to " 1 ".

## 6.1 - Page Received

Page Received is set to " 1 " when a new Link Code Word is received from the Link Partner, validated, and acknowledged. Page Received is automatically cleared when (and only when) Register 6 is read via the SMI.

## 6.0 - LP Auto-Negotiation Able

LP Auto-Negotiation Capable is set to " 1 " if the Link Partner advertises Auto-Negotiation capability. The state of this bit is valid when the Auto-Negotiation Complete bit (1.5) or the Page Received bit (6.1) is set.

### 17.8 Register 7 (07h) - Auto-Negotiation Next-Page Transmit Register

|  | Register 7(07h) - Auto-Negotiation Next-Page Transmit Register |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Bit | Name | R/W | $1=$ More pages follow <br> $0=$ Last page | Reset Value |
| 15 | Next Page | RO | States | 0 |
| 14 | Reserved | R/W | $1=$ Message page <br> $0=$ Unformatted page | 0 |
| 13 | Message Page | R/W | $1=$ Will comply with request <br> $0=$ Cannot comply with request | 1 |
| 12 | Acknowledge2 | RO | $1=$ Previous transmitted LCW $==0$ <br> $0=$ Previous transmitted LCW $==1$ | 0 |
| 11 | Toggle | R/W |  | 0 |
| $10: 0$ | Message/Unformatted Code |  | 00000000001 |  |

### 7.15 - Next Page

The Next Page bit indicates whether this is the last Next-Page to be transmitted. By default, this bit is set to " 0 ", indicating that this is the last page.

### 7.14 - Reserved

### 7.13 - Message Page

The Message Page bit indicates whether this page is a message page or an unformatted page. This bit does not otherwise affect the operation of the local PHY. By default, this bit is set to " 1 ", indicating that this is a message page.

### 7.12 - Acknowledge2

The Acknowledge 2 bit indicates if the local MAC reports that it is able to act on the information (or perform the task) indicated in the previous message. The local PHY does not interpret or act on changes in the state of this bit.

### 7.11 - Toggle

The Toggle bit is used by the arbitration function in the local PHY to ensure synchronization with the Link Partner during NextPage exchanges. The Toggle bit is automatically set to the opposite state of the Toggle bit in the previously exchanged Link Code Word.

### 7.10:0 - Message/Unformatted Code

The Message/Unformatted Code bits indicate the message code being transmitted to the Link Partner. The local PHY passes the message code to the Link Partner without interpreting or reacting to it. By default, this code is set to "000 0000 0001", indicating a null message.

### 17.9 Register 8 (08h) - Auto-Negotiation Link Partner Next-Page Receive Register

|  | Register 8 (08h) - Auto-Negotiation Link Partner Next-Page Receive Register |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Access | States | Reset Value |
| 15 | LP Next Page | RO | $1 \text { = More pages follow }$ $0=\text { Last page }$ | 0 |
| 14 | LP Acknowledge | RO | 1 = LP acknowledge | 0 |
| 13 | LP Message Page | RO | $\begin{aligned} & 1=\text { Message page } \\ & 0=\text { Unformatted page } \end{aligned}$ | 0 |
| 12 | LP Acknowledge2 | RO | $1=$ LP will comply with request | 0 |
| 11 | LP Toggle | RO | $\begin{aligned} & 1=\text { Previous transmitted LCW }==0 \\ & 0=\text { Previous transmitted LCW }==1 \end{aligned}$ | 0 |
| 10:0 | LP Message/Unformatted Code | RO |  | 00000000000 |

SMI Register 8 contains the Link Partner's Next-Page register contents. The contents of this register are valid only when the Page Received bit (6.1) is set.

### 8.15 - LP Next Page

This bit indicates if more pages follow from the Link Partner.

### 8.14 - LP Acknowledge

This bit returns a "1" when the Link Partner signals that it has received the Link Code Word from the local PHY. The local PHY uses this bit for proper Link Code Word exchange, as defined in Clause 28 of IEEE 802.3.

### 8.13 - LP Message Page

The Message Page bit indicates if the page received from the Link Partner is a message page or an unformatted page.

### 8.12 - LP Acknowledge2

The Acknowledge2 bit indicates whether the Link Partner reports that it is able to act on the information (or perform the task) indicated in the message. The local PHY does not interpret or act on changes in the state of this bit.

### 8.11 - LP Toggle

The Toggle bit is used by the arbitration function in the local PHY to ensure synchronization with the Link Partner during NextPage exchanges. In the Link Partner, the Toggle bit is automatically set to the opposite state of the Toggle bit in the previously exchanged Link Code Word from the Link Partner.

### 8.10:0 - LP Message/Unformatted Code

The Message/Unformatted Code bits indicate the message code being transmitted to the Link Partner.

### 17.10 Register 9 (09h) - 1000BASE-T Control Register ${ }^{1}$

|  | Register 9 (09h) - 1000BASE-T Control Register |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Access | States | Reset Value |
| 15:13 | Transmitter Test Mode | R/W | Described below, per IEEE 802.3, 40.6.1.1.2 | 000 |
| 12 | MASTER/SLAVE Manual Configuration Enable | R/W | 1 = Enable MASTER/SLAVE Manual Configuration value <br> 0 = Disable MASTER/SLAVE Manual Configuration value | 0 |
| 11 | MASTER/SLAVE Manual Configuration Value | R/W | 1 = Configure PHY as MASTER during MASTER/ SLAVE negotiation, only when bit 9.12 is set to logical one. <br> $0=$ Configure PHY as SLAVE during MASTER/SLAVE negotiation, only when bit 9.12 is set to logical one. | 0 |
| 10 | Port Type | R/W | $\begin{aligned} & \hline 1 \text { = Multi-port device } \\ & 0=\text { Single-port device } \\ & \hline \end{aligned}$ | 0 |
| 9 | 1000BASE-T FDX Capability | R/W | $1=\mathrm{PHY}$ is 1000BASE-T FDX capable | , |
| 8 | 1000BASE-T HDX Capability | R/W | 1 = PHY is 1000BASE-T HDX capable | 1 |
| 7:0 | Reserved | R/W |  | 00000000 |

### 9.15:13 Transmitter/Receiver Test Mode ${ }^{1}$

This test is valid only in 1000BASE-T mode. Refer to IEEE 802.3-2000, section 40.6.1.1.2 for more information.
Table 17-1. 1000BASE-T Transmitter/Receiver Test Modes

| Bit 1 <br> $\mathbf{( 9 . 1 5 )}$ | Bit 2 <br> $\mathbf{( 9 . 1 4 )}$ | Bit 3 <br> $\mathbf{( 9 . 1 3 )}$ | Test Mode |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | Normal operation |
| 0 | 0 | 1 | Test Mode 1 - Transmit waveform test |
| 0 | 1 | 0 | Test Mode 2 - Transmit jitter test in MASTER mode |
| 0 | 1 | 1 | Test Mode 3 - Transmit jitter test in SLAVE mode |
| 1 | 0 | 0 | Test Mode 4 - Transmitter distortion test |
| 1 | 0 | 1 | Reserved; operation not defined |
| 1 | 1 | 0 | Reserved; operation not defined |
| 1 | 1 | 1 | Reserved; operation not defined |

- Test Mode 1: The PHY repeatedly transmits the following sequence of data symbols from all four transmitters: $\{\{$ " +2 " followed by 127 "0" symbols\}, \{"-2" followed by 127 " 0 " symbols\}, \{"+1" followed by 127 " 0 " symbols\}, \{"-1" followed by 127 " 0 " symbols\}, $\{128$ "+2" symbols, 128 "-2" symbols, 128 " +2 " symbols, 128 "-2" symbols\}, \{1024 "0" symbols\}\}. The transmitter should use a $125.00 \mathrm{MHz} \pm 0.01 \%$ clock and should operate in MASTER timing mode.
- Test Mode 2: The PHY transmits the data symbol sequence $\{+2,-2\}$ repeatedly on all channels. The transmitter should use a $125.00 \mathrm{MHz} \pm 0.01 \%$ clock in the MASTER timing mode.
- Test Mode 3: The PHY transmits the data symbol sequence $\{+2,-2\}$ repeatedly on all channels. The transmitter should use a $125.00 \mathrm{MHz} \pm 0.01 \%$ clock and should operate in SLAVE timing mode.
- Test Mode 4: The PHY transmits the sequence of symbols generated by the following scrambler generator polynomial, bit generation, and level mappings:

[^12]The maximum-length shift register used to generate the sequences defined by this polynomial is updated once per symbol interval (8ns). The bits stored in the shift register delay line at a particular time $n$ are denoted by Scrn[10:0]. At each symbol period, the shift register is advanced by one bit, and one new bit represented by Scrn[0] is generated. Bits $\mathrm{Scr}_{n}[8]$ and $\mathrm{Scr}_{n}[10]$ are exclusive-OR'd together to generate the next $\mathrm{Scr}_{n}[0]$ bit. The bit sequences, $\mathrm{x} 0_{n}, \mathrm{x} 1_{n}$, and $\mathrm{x} 2_{n}$, generated from combinations of the scrambler bits as shown in the following equations, shall be used to generate the quinary symbols, $\mathrm{s}_{n}$, as shown in Table 17-2. The transmitter should use a $125.00 \mathrm{MHz} \pm 0.01 \%$ clock and should operate in MASTER timing mode.

Table 17-2. 1000BASE-T Transmitter/Receiver Test Mode 4 - Quinary Symbols

| $\mathbf{x} \mathbf{2}_{\boldsymbol{n}}$ | $\mathbf{x} \mathbf{1}_{\boldsymbol{n}}$ | $\mathbf{x 0}_{\boldsymbol{n}}$ | Quinary Symbol, $\mathbf{s}_{\boldsymbol{n}}$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 2 |
| 0 | 1 | 1 | -1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | -2 |
| 1 | 1 | 1 | -1 |

### 9.12 - MASTER/SLAVE Manual Configuration Enable ${ }^{1}$

When this bit is set to " 0 " (default), the MASTER/SLAVE designation of the local PHY is determined using the arbitration protocol established in the IEEE Ethernet standard. When this bit is set to "1", the MASTER/SLAVE designation of the local PHY is set by bit 9.11. Note that MASTER/SLAVE timing is valid only in 1000BASE-T mode.

### 9.11 - MASTER/SLAVE Configuration Value ${ }^{1}$

This bit is ignored when bit 9.12 is set to " 0 ". However, if bit 9.12 is set to " 1 ", bit 9.11 determines the MASTER/SLAVE designation of the local PHY. If bit 9.12 is set to " 1 " and bit 9.11 set to " 0 " (default), the local PHY is forced to be a SLAVE. If bit 9.12 is set to " 1 " and bit 9.11 set to " 1 ", the local PHY is forced to be a MASTER. Note that MASTER/SLAVE timing is valid only in 1000BASE-T mode.

### 9.10 - Port Type ${ }^{1}$

Since the CIS8201 is a single port physical layer transceiver, bit 9.10 is set to " 0 " by default. When set to " 1 ", this bit indicates a preference for operation as a MASTER. If the Link Partner does not indicate the same preference, the local PHY will operate as a MASTER, and the Link Partner will be a SLAVE. Otherwise, the normal MASTER/SLAVE assignment protocol is used.

## 9.9 - 1000BASE-T FDX ${ }^{1}$

Since the CIS8201 is 1000BASE-T FDX capable, this bit is " 1 " by default. If bit 9.9 is written to be " 0 ", the Auto-Negotiation state machine for the local PHY will be blocked from advertising 1000BASE-T FDX. Note that the Link Partner will be notified of the state of 9.9 during Auto-Negotiation. After Auto-Negotiation is complete, changing the state of this bit has no effect unless AutoNegotiation is manually restarted.

## 9.8 - 1000BASE-T HDX ${ }^{1}$

Since the CIS8201 is 1000BASE-T HDX capable, this bit is " 1 " by default. If bit 9.8 is written to be " 0 ", the Auto-Negotiation state machine for the local PHY will be blocked from advertising 1000BASE-T HDX. Note that the Link Partner will be notified of the state of 9.8 during Auto-Negotiation. After Auto-Negotiation is complete, changing the state of this bit has no effect unless AutoNegotiation is manually restarted.

## 9.7:0 - Reserved

[^13]
### 17.11 Register 10 (0Ah) - 1000BASE-T Status Register ${ }^{1}$

|  | Register 10 (0Ah) - 1000BASE-T Status Register |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Access | States | Reset Value |
| 15 | MASTER/SLAVE Configuration Fault | $\begin{aligned} & \hline \mathrm{RO} \\ & \mathrm{LH} \\ & \mathrm{SC} \end{aligned}$ | $1=$ MASTER/SLAVE configuration fault detected $0=$ No MASTER/SLAVE configuration fault detected | 0 |
| 14 | MASTER/SLAVE Configuration Resolution | RO | 1 = Local PHY configuration resolved to MASTER <br> $0=$ Local PHY configuration resolved to SLAVE | 1 |
| 13 | Local Receiver Status | RO | ```1 = Local receiver OK (loc_rcvr_status == OK) \(0=\) Local receiver not OK (loc_rcvr_status == NOT_OK)``` | 0 |
| 12 | Remote Receiver Status | RO | ```1 = Remote receiver OK (rem_rcvr_status == OK) \(0=\) Remote receiver not OK (rem_rcvr_status == NOT_OK)``` | 0 |
| 11 | LP 1000BASE-T FDX Capability | RO | $\begin{aligned} & 1=\text { LP 1000BASE-T FDX capable } \\ & 0=\text { LP not 1000BASE-T FDX capable } \end{aligned}$ | 0 |
| 10 | LP 1000BASE-T HDX Capability | RO | $\begin{aligned} & 1=\text { LP is } 1000 \text { BASE-T HDX capable } \\ & 0=\text { LP is not } 1000 B A S E-T \text { HDX capable } \end{aligned}$ | 0 |
| 9:8 | Reserved | RO |  | 00 |
| 7:0 | Idle Error Count | $\begin{aligned} & \mathrm{RO} \\ & \mathrm{SC} \end{aligned}$ |  | 00000000 |

### 10.15 - MASTER/SLAVE Configuration Fault ${ }^{1}$

This bit indicates whether a MASTER/SLAVE configuration fault has been detected by the local PHY. A configuration fault occurs if both the local and remote PHYs are forced to the same MASTER/SLAVE state, or if no resolution is reached after seven retries. When such a fault has been detected, this bit is set to " 1 ", but the PHY continues to renegotiate until the MASTER/SLAVE configuration is resolved. Once set, this bit is automatically cleared when (and only when) Register 10 is read via the SMI.

### 10.14 - MASTER/SLAVE Configuration Resolution ${ }^{1}$

By default, the MASTER/SLAVE configuration is determined as part of the Auto-Negotiation process. However, the MASTER/ SLAVE status can optionally be manually forced via bits in MII Register 9. Bit 10.14 indicates the final MASTER/SLAVE configuration status for the local PHY. This bit can change state only as a result of the reset or subsequent restart of the AutoNegotiation process. This bit is only valid when the Auto-Negotiation Complete bit (1.5) is set.

### 10.13 - Local Receiver Status ${ }^{1}$

Bit 10.13 indicates the state of the loc_rcvr_status flag within the PMA receive function within the local PHY.

### 10.12 - Remote Receiver Status ${ }^{1}$

Bit 10.12 indicates the state of the rem_rcvr_status flag within the PMA receive function within the local PHY.

### 10.11 - LP 1000BASE-T FDX Capability ${ }^{1}$

Bit 10.11 is set to " 1 " if the Link Partner PHY advertises 1000BASE-T FDX capability; otherwise, this bit is set to " 0 ".

### 10.10 - LP 1000 BASE-T HDX Capability ${ }^{1}$

Bit 10.10 is set to " 1 " if the Link Partner PHY advertises 1000BASE-T HDX capability; otherwise, this bit is set to " 0 ".

[^14]
## 10.9:8 - Reserved

## 10.7:0 - Idle Error Count ${ }^{1}$

Bits 10.7:0 indicate the Idle Error count, where 10.7 is the most significant bit. These bits contain a cumulative count of the errors detected when the receiver is receiving idles and PMA_TXMODE. indicate is equal to SEND (indicating that both the local and remote receiver status have been detected to be OK). The counter is incremented every symbol period that rx_error_status in the PMA receive function is equal to ERROR. Bits 10.7:0 are reset to all " 0 "s when the error count is read by the management function, or upon execution of the PCS reset function, and they are saturated to all " 1 "s in case of overflow.

[^15]
### 17.12 Register 11 (0Bh) - Reserved Register

|  | Register 11 (0Bh) - Reserved Register |  |  |
| :--- | :--- | :--- | :--- |
| Bit | Name | Access | States |
| $15: 0$ | Reserved | RO |  |

11.15:0 - Reserved
17.13 Register 12 (0Ch) - Reserved Register

|  | Register 12 (0Ch) - Reserved Register |  |  |
| :--- | :--- | :--- | :--- |
| Bit | Name | Access | States |
| $15: 0$ | Reserved | RO | Reset Value |

12.15:0 - Reserved
17.14 Register 13 (0Dh) - Reserved Register

|  | Register 13 (0Dh) - Reserved Register |  |  |
| :--- | :--- | :--- | :--- |
| Bit | Name | Access | States |
| $15: 0$ | Reserved | RO | Reset Value |

13.15:0 - Reserved
17.15 Register 14 (0Eh) - Reserved Register

|  | Register 14 (0Eh) - Reserved Register |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Access | States | Reset Value |
| 15:0 | Reserved | RO |  | 000000000000 |

14.15:0 - Reserved

### 17.16 Register 15 (0Fh) - 1000BASE-T Status Extension Register \#1

|  | Register 15 (0Fh) - 1000BASE-T Status Extension Register |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Access | States | Reset Value |
| 15 | 1000BASE-X FDX Capability | RO | $1=\mathrm{PHY}$ is 1000BASE-X FDX capable $0=\mathrm{PHY}$ is not 1000BASE-X FDX capable | 0 |
| 14 | 1000BASE-X HDX Capability | RO | $1=\mathrm{PHY}$ is $1000 \mathrm{BASE}-\mathrm{X} \mathrm{HDX}$ capable <br> $0=$ PHY is not 1000BASE-X HDX capable | 0 |
| 13 | 1000BASE-T FDX Capability | RO | $1=$ PHY is 1000BASE-T FDX capable $0=$ PHY is not 1000BASE-T FDX capable | 1 |
| 12 | 1000BASE-T HDX Capability | RO | $1=\mathrm{PHY}$ is 1000BASE-T HDX capable $0=$ PHY is not 1000BASE-T HDX capable | 1 |
| 11:0 | Reserved | RO |  | 000000000000 |

### 15.15 - 1000BASE-X FDX Capability

The CIS8201 is not 1000BASE-X capable, so this bit is hard-wired to " 0 ".

### 15.14 - 1000BASE-X HDX Capability

The CIS8201 is not 1000BASE-X capable, so this bit is hard-wired to " 0 ".

### 15.13 - 1000BASE-T FDX Capability

The CIS8201 is 1000BASE-T FDX capable, so this bit is hard-wired to " 1 ".

### 15.12 - 1000BASE-T HDX Capability

The CIS8201 is 1000BASE-T HDX capable, so this bit is hard-wired to " 1 ".

### 15.11:0 - Reserved

### 17.17 Register 16 (10h) - 100BASE-TX Status Extension Register ${ }^{1}$

|  | Register 16 (10h) - 100BASE-TX Status Extension Register |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Access | States | Reset Value |
| 15 | 100BASE-TX Descrambler Locked | RO | $\begin{aligned} & \hline 1=\text { Descrambler locked } \\ & 0=\text { Descrambler not locked } \end{aligned}$ | 0 |
| 14 | 100BASE-TX Lock Error Detected | $\begin{aligned} & \mathrm{RO} \\ & \mathrm{SC} \end{aligned}$ | 1 = Lock error detected since last read <br> $0=$ Lock error not detected since last read | 0 |
| 13 | 100BASE-TX Disconnect State | $\begin{array}{\|l\|} \hline \text { RO } \\ \text { SC } \end{array}$ | $1=$ PHY 100BASE-TX link disconnected $0=$ PHY 100BASE-TX link not disconnected | 0 |
| 12 | 100BASE-TX Current Link Status | RO | 1 = PHY 100BASE-TX link active $0=$ PHY 100BASE-TX link inactive | 0 |
| 11 | 100BASE-TX Receive Error Detected | $\begin{aligned} & \mathrm{RO} \\ & \mathrm{SC} \\ & \hline \end{aligned}$ | 1 = Receive error detected since last read <br> $0=$ Receive error not detected since last read | 0 |
| 10 | 100BASE-TX Transmit Error Detected | $\begin{aligned} & \text { RO } \\ & \text { SC } \end{aligned}$ | 1 = Transmit error detected since last read <br> $0=$ Transmit error not detected since last read | 0 |
| 9 | 100BASE-TX SSD Error Detected | $\begin{array}{\|l\|} \hline \mathrm{RO} \\ \mathrm{SC} \\ \hline \end{array}$ | 1 = SSD error detected since last read $0=$ SSD error not detected since last read | 0 |
| 8 | 100BASE-TX ESD Error Detected | $\begin{aligned} & \mathrm{RO} \\ & \mathrm{SC} \end{aligned}$ | 1 = ESD error detected since last read $0=$ ESD error not detected since last read | 0 |
| 7:0 | Reserved | RO |  | 00000000 |

### 16.15 - 100BASE-TX Descrambler Locked ${ }^{1}$

Bit 16.15 is set to " 1 " when the 100BASE-TX descrambler is locked; otherwise, this bit is set to " 0 ".

### 16.14 - 100BASE-TX Lock Error Detected ${ }^{1}$

Bit 16.14 is set to " 1 " if the 100BASE-TX descrambler has lost lock since the last read of this bit; otherwise, this bit is set to " 0 ".

### 16.13 - 100BASE-TX Disconnect State ${ }^{1}$

Bit 16.13 is set to " 1 " if the 100BASE-TX connection has been broken since the last read of this bit; otherwise, this bit is set to "0".

### 16.12 - 100BASE-TX Current Link Status ${ }^{1}$

Bit 16.12 is set to " 1 " if the 100BASE-TX link is active; otherwise, this bit is set to " 0 ".

### 16.11 - 100BASE-TX Receive Error Detected ${ }^{1}$

Bit 16.11 is set to " 1 " if a 100BASE-TX packet with an invalid code has been received since the last read of this bit; otherwise, this bit is set to " 0 ".

### 16.10 - 100BASE-TX Transmit Error Detected ${ }^{1}$

Bit 16.10 is set to " 1 " if a 100BASE-TX packet has been received with a transmit error code since the last read of this bit; otherwise, this bit is set to " 0 ".

## 16.9 - 100BASE-TX False Carrier (SSD Error) Detected ${ }^{1}$

Bit 16.9 is set to " 1 " if a 100BASE-TX false carrier (Start-of-Stream Delimiter error) has been detected since the last read of this bit; otherwise, this bit is set to " 0 ".

[^16]
## 16.8 - 100BASE-TX Premature End (ESD Error) Detected ${ }^{1}$

Bit 16.8 is set to " 1 " if a 100BASE-TX premature end (End-of-Stream Delimiter error) has been detected since the last read of this bit; otherwise, this bit is set to " 0 ".
16.7:0 - Reserved

[^17]
### 17.18 Register 17 (11h) - 1000BASE-T Status Extension Register \#2 ${ }^{1}$

|  | Register 17 (11h) - 1000BASE-T Status Extension Register \#2 |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Access | States | Reset Value |
| 15 | 1000BASE-T Descrambler Locked | RO | $\begin{aligned} & 1 \text { = Descrambler locked } \\ & 0 \text { = Descrambler not locked } \end{aligned}$ | 0 |
| 14 | 1000BASE-T Lock Error Detected | $\begin{array}{\|l\|} \hline \mathrm{RO} \\ \mathrm{SC} \\ \hline \end{array}$ | $\begin{aligned} & 1=\text { Lock error detected since last read } \\ & 0=\text { Lock error not detected since last read } \end{aligned}$ | 0 |
| 13 | 1000BASE-T Disconnect State | $\begin{aligned} & \mathrm{RO} \\ & \mathrm{SC} \end{aligned}$ | 1 = PHY 1000BASE-T link disconnected $0=$ PHY 1000BASE-T link not disconnected | 0 |
| 12 | 1000BASE-T Current Link Status | RO | $\begin{aligned} & 1=\text { PHY 1000BASE-T link active } \\ & 0=\text { PHY 1000BASE-T link inactive } \end{aligned}$ | 0 |
| 11 | 1000BASE-T Receive Error Detected | $\begin{array}{\|l\|} \hline \mathrm{RO} \\ \mathrm{SC} \\ \hline \end{array}$ | $1=$ Receive error detected since last read $0=$ Receive error not detected since last read | 0 |
| 10 | 1000BASE-T Transmit Error Detected | $\begin{aligned} & \mathrm{RO} \\ & \mathrm{SC} \end{aligned}$ | $1=$ Transmit error detected since last read $0=$ Transmit error not detected since last read | 0 |
| 9 | 1000BASE-T SSD Error Detected | $\begin{array}{\|l\|} \hline \mathrm{RO} \\ \mathrm{SC} \\ \hline \end{array}$ | $1=$ SSD error detected since last read $0=$ SSD error not detected since last read | 0 |
| 8 | 1000BASE-T ESD Error Detected | $\begin{aligned} & \mathrm{RO} \\ & \mathrm{SC} \end{aligned}$ | $1=$ ESD error detected since last read $0=$ ESD error not detected since last read | 0 |
| 7 | 1000BASE-T Carrier Extension Error Detected | $\begin{array}{\|l\|} \hline \mathrm{RO} \\ \mathrm{SC} \\ \hline \end{array}$ | 1 = Carrier extension error detected since last read 0 = Carrier extension error not detected since last read | 0 |
| 6 | Non-compliant BCM5400 Detected | RO | $\begin{aligned} & 1=\text { Non-compliant BCM5400 detected } \\ & 0=\text { Non-compliant BCM5400 not detected } \end{aligned}$ | 0 |
| 5:0 | Reserved | RO |  | 000000 |

### 17.15 - 1000BASE-T Descrambler Locked ${ }^{1}$

Bit 17.15 is set to " 1 " when the 1000BASE-T descrambler is locked; otherwise, this bit is set to " 0 ".

### 17.14 - 1000BASE-T Lock Error Detected ${ }^{1}$

Bit 17.14 is set to " 1 " if the 1000 BASE-T descrambler has lost lock since the last read of this bit; otherwise, this bit is set to " 0 ".

### 17.13-1000BASE-T Disconnect State ${ }^{1}$

Bit 17.13 is set to " 1 " if the 1000BASE-T connection has been broken since the last read of this bit; otherwise, this bit is set to "0".

### 17.12 - 1000BASE-T Current Link Status ${ }^{1}$

Bit 17.12 is set to " 1 " if the 1000BASE-T link is active; otherwise, this bit is set to " 0 ".

### 17.11 - 1000BASE-T Receive Error Detected ${ }^{1}$

Bit 17.11 is set to " 1 " if a 1000BASE-T packet with an invalid code has been received since the last read of this bit; otherwise, this bit is set to " 0 ".

### 17.10 - 1000BASE-T Transmit Error Detected ${ }^{1}$

Bit 17.10 is set to " 1 " if a 1000BASE-T packet has been received with a transmit error code since the last read of this bit; otherwise, this bit is set to " 0 ".

[^18]
## 17.9 - 1000BASE-T False Carrier (SSD Error) Detected ${ }^{1}$

Bit 17.9 is set to " 1 " if a 1000BASE-T false carrier (Start-of-Stream Delimiter error) has been detected since the last read of this bit; otherwise, this bit is set to " 0 ".

## 17.8 - 1000BASE-T Premature End (ESD Error) Detected ${ }^{1}$

Bit 17.8 is set to " 1 " if a 1000BASE-T premature end (End-of-Stream Delimiter error) has been detected since the last read of this bit; otherwise, this bit is set to " 0 ".

## 17.7-1000BASE-T Carrier Extension Error Detected ${ }^{1}$

Bit 17.7 is set to " 1 " if a carrier extension error has been detected since the last read of this bit; otherwise, this bit is set to " 0 ".

## 17.6 - Non-compliant BCM5400 Detected ${ }^{1}$

Bit 17.6 is a read-only bit set to " 1 " if the CIS8201 detects a non-compliant BCM5400 as its link partner; otherwise, this bit is set to " 0 ". This bit is valid only when the 1000BASE-T descrambler has achieved a locked state. The behavior of the PHY with regard to non-compliant BCM5400 detection is controlled by MII Register bits 18.7 and 18.6.

## 17.5:0 - Reserved

[^19]
### 17.19 Register 18 (12h) - Bypass Control Register

|  | Register 18 (12h) - Bypass Control Register |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Access | States | Reset Value |
| 15 | Transmit Disable | R/W | $\begin{aligned} & 1 \text { = Transmitter disabled in PHY } \\ & 0=\text { Transmitter enabled } \end{aligned}$ | 0 |
| 14 | Bypass 4B5B Encoder/Decoder | R/W | 1 = Bypass 4B5B encoder/decoder <br> 0 = Enable 4B5B encoder/decoder | 0 |
| 13 | Bypass Scrambler | R/W | 1 = Bypass scrambler <br> 0 = Enable scrambler | 0 |
| 12 | Bypass Descrambler | R/W | 1 = Bypass descrambler <br> 0 = Enable descrambler | 0 |
| 11 | Bypass PCS Receive | R/W | 1 = Bypass PCS receive <br> $0=$ Enable PCS receive | 0 |
| 10 | Bypass PCS Transmit | R/W | 1 = Bypass PCS transmit <br> 0 = Enable PCS transmit | 0 |
| 9 | Bypass Link Fail Inhibit (LFI) Timer | R/W | $\begin{aligned} & 1=\text { Bypass link_fail_inhibit timer } \\ & \text { (to enable faster Auto-Negotiation) } \\ & 0=\text { Do not bypass link_fail_inhibit timer } \end{aligned}$ | 0 |
| 8 | Transmitter Test Clock Enable | R/W | 1 = Enable TX_TCLK test output on CLK125 pin <br> $0=$ Disable TX_TCLK test output on CLK125 pin | 0 |
| 7 | Force Non-compliant BCM5400 Detection | R/W | 1 = Force non-compliant BCM5400 detection <br> $0=$ Do not force non-compliant BCM5400 detection | 0 |
| 6 | Bypass Non-compliant BCM5400 Detection | R/W, RS | ```1 = Disable automatic non-compliant BCM5400 detection \(0=\) Enable automatic non-compliant BCM5400 detection``` | 0 |
| 5 | Disable Automatic Pair Swap Correction | R/W | 1 = Disable pair swap correction <br> $0=$ Enable pair swap correction | 0 |
| 4 | Disable Polarity Correction | R/W | 1 = Disable polarity inversion correction <br> $0=$ Enable polarity inversion correction | 0 |
| 3 | Parallel-Detect Control | R/W, RS | 1 = Do not ignore advertised ability $0=$ Ignore advertised ability | 1 |
| 2 | Disable Pulse Shaping Filter | R/W | 1 = Disable pre-emphasis filter <br> $0=$ Enable pre-emphasis filter | 0 |
| 1 | Disable Automatic 1000BASE-T <br> Next-Page Exchange | R/W, RS | ```1 = Disable automatic 1000BASE-T Next-Page exchanges \(0=\) Enable automatic 1000BASE-T Next-Page exchanges``` | 0 |
| 0 | 125MHz Clock Output Enable | R/W, RS | 1 = Enable 125 MHz output clock pin (CLK125) <br> $0=$ Disable 125 MHz output clock pin (CLK125) | 1 |

### 18.15 - Transmit Disable

When bit 18.15 is set to " 1 ", the transmitter outputs are left floating (high impedance).

### 18.14 - Bypass 4B5B Encoder/Decoder ${ }^{1}$

When bit 18.14 is set to " 1 ", the 5B codes (TX_ER and TXD[4:0]) will be passed from the MII interface directly to the scrambler, bypassing the 4B5B encoder. Note that in this mode, J/K and T/R code insertion will not be performed. The receiver will pass descrambled/aligned 5B codes directly to the MII interface (RX_ER and RXD[4:0]), bypassing the 4B5B decoder. Carrier sense (CRS) is still asserted when a valid frame is detected.

### 18.13 - Bypass Scrambler ${ }^{2}$

When bit 18.13 is set to " 1 ", the scrambler is disabled.

[^20]
### 18.12 - Bypass Descrambler ${ }^{1}$

When bit 18.12 is set to " 1 ", the descrambler is disabled.

### 18.11 - Bypass PCS Receive ${ }^{1}$

When bit 18.11 is set to " 1 ", PCS receive for the four subchannels is bypassed. In 1000BASE-T mode, a 4-D symbol is encoded into a 10-bit data word and sent to the GMII interface. The RX_DV and RX_ER pins are used for the upper two bits of the encoded data, and RXD pins are used for the remaining eight bits of the encoded data. When receiving idle codes, the Viterbi decoder can by bypassed, receiving symbols through the 4-D slicer instead. In 100BASE-TX mode, to pass the unaligned symbols directly to the MII interface, this control bit should be set only when the 4B5B decoder is also bypassed.

### 18.10 - Bypass PCS Transmit ${ }^{1}$

When bit 18.10 is set to " 1 ", the PCS transmit for the four subchannels is bypassed.

## 18.9 - Bypass LFI Timer

If this bit is set, the link_fail_inhibit timer defined in Clause 28 of the IEEE 802.3 standard is bypassed under certain conditions to allow faster re-Auto-Negotiation. This timer will be bypassed if either the MASTER/SLAVE negotiation resulted in a tie, or no common capabilities were discovered during the previous negotiation. If this bit is not set, the Auto-Negotiation state machines behave as defined in the IEEE standard.

## 18.8 - Enable Transmit Clock TX_TCLK Output on CLK125 Pin

When bit 18.8 is written to a " 1 ", the CLK125 output pin becomes a test pin for the transmit clock "TX_TCLK" of the PHY port. This capability is intended to enable measurement of transmitter timing jitter, as specified in IEEE Standard 802.3-2000, section 40.6.1.2.5. When in IEEE-specified transmitter test modes 2 or 3 (see IEEE 802.3-2000, section 40.6.1.1.2 and MII Register bits 9.15:13), the peak-to-peak jitter of the zero-crossings of the differential signal output at the MDI, relative to the corresponding edge of TX_TCLK, is measured. The corresponding edge of TX_TCLK is the edge of the transmit test clock, in polarity and time, that generates the zero-crossing transition being measured.

While transmitter test mode clock TX_TCLK is intended only for characterization test purposes, CLK125 is intended, for example, to serve as a general purpose system or MAC reference clock.

Two distinct clock signals can be multiplexed onto the CIS8201's CLK125 pin, depending on a combination of the settings of MII Register bits $9.15: 13$, MII Register bit 18.8, and MII Register bit 18.0 (CLK125 Output Enable), as specified in the following table.

Table 17-3. CLK125 Pin Multiplexed Clock Signals

| Signal Multiplexed <br> onto CLK125 Pin | Enabled by <br> MII Register States |
| :---: | :---: |
| TX_TCLK | $((9.15: 13==010)\\|(9.15: 13==011)\\|(18.8==1))$ |
| CLK125 | PHY0, 18.0 $==1$ |

## 18.7 - Force Non-compliant BCM5400 Detection ${ }^{2}$

When this bit is set to a " 1 " and MII Register bit 18.6 is set to a " 1 ", then the CIS8201 operates as a non-compliant BCM5400 PHY. If MII Register bit 18.6 is set to a " 1 " and this bit is a " 0 ", then the CIS8201 operates as a fully IEEE compliant PHY. If MII Register bit 18.6 is set to " 0 ", then this bit has no affect on the CIS8201 operation.

[^21]
## 18.6 - Bypass Non-compliant BCM5400 Detection

When bit 18.6 is set to "0", the PHY automatically detects and corrects for non-compliant BCM5400 link partner PHYs. When this bit is set to " 1 ", automatic non-compliant BCM5400 detection is disabled, and the local PHY's operating mode is determined by the status of MII Register bit 18.7. If bit 18.7 is a " 1 ", then the local PHY operates as a non-compliant BCM5400 PHY. When bit 18.7 is a " 0 ", the local PHY operates as a fully IEEE-compliant PHY. Note that this control bit applies only in 1000BASE-T mode.

## 18.5 - Disable Automatic Pair Swap Correction

When bit 18.5 is set to " 0 ", the PHY automatically corrects pair swaps between subchannels A and B, and between subchannels $C$ and $D$, due to "MDI/MDI-X crossover". It will also correct pair swaps between subchannels $C$ and $D$ due to cabling errors. When bit 18.5 is set to " 1 ", the PHY does not correct pair swaps. Note that this control bit applies in all modes: 10BASE-T, 100BASE-TX, and 1000BASE-T. ${ }^{1}$

## 18.4 - Disable Polarity Correction

When bit 18.4 is set to " 0 ", the PHY automatically corrects polarity inversion on all the subchannels. When bit 18.4 is set to " 1 ", the PHY does not compensate for polarity inversions.

## 18.3 - Parallel-Detect Control

When bit 18.3 is " 1 ", MII Register 4, bits [8:5], are taken into account when attempting to parallel-detect. This is the default behavior expected by the standard. Setting 18.3 to a " 0 " will result in Auto-Negotiation ignoring the advertised abilities, as specified in MII Register 4, during parallel detection of a non-auto-negotiating 10BASE-T or 100BASE-TX PHY.

## 18.2 - Disable Pulse Shaping Filter

When bit 18.2 is set to " 1 ", the 1000BASE-T two-tap digital transmit filter is disabled. This bit applies only in 1000BASE-T mode.

## 18.1 - Disable Automatic 1000BASE-T Next-Page Exchanges

Bit 18.1 is used to control the automatic exchange of 1000BASE-T Next-Pages defined in IEEE 802.3-2000 (Annex 40C). When this bit is set, the automatic exchange of these pages is disabled, and the control is returned to the user through the SMI after the base page has been exchanged. The user then has complete responsibility to:

- send the correct sequence of Next-Pages to the Link Partner, and
- determine common capabilities and force the device into the correct configuration following successful exchange of pages.

When bit 18.1 is reset to " 0 ", the 1000BASE-T related Next-Pages are automatically exchanged without user intervention. If the Next Page bit 4.15 was set by the user in the Auto-Negotiation Advertisement register at the time the Auto-Negotiation was restarted, control is returned to the user for additional Next-Pages following the 1000BASE-T Next-Page exchange.

If both 18.1 and 4.15 are reset when an Auto-Negotiation sequence is initiated, all Next-Page exchange is automatic, including sourcing of null pages. No user notification is provided until either Auto-Negotiation completes or fails. See the description of Register bit 4.15 for more details on standard Next-Page exchanges. Note that this control bit applies only in 1000BASE-T mode.

## 18.0 - Enable 125MHz Free-Running Clock Output

When bit 18.0 is set to " 1 ", the CIS8201 provides a free-running, general-purpose 125 MHz clock on the CLK125 output pin for use, for example, by the MAC, system manager CPU, or control logic. By default, this pin is enabled, and is always toggling (active), independent of the status of any link, unless a hardware reset is active (which also powers down the PLL). When disabled, this pin is normally driven low.

[^22]
### 17.20 Register 19 (13h) - Receive Error Counter Register

|  | Register 19 (13h) - Receive Error Counter Register |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Bit | Name | Access | States | Reset Value |
| $15: 8$ | Reserved | RO | 00000000 |  |
| $7: 0$ | Receive Error Counter | RO <br> SC | Number of non-collision packets with receive errors <br> since last read | 00000000 |

### 19.15:8 - Reserved

## 19.7:0 - Receive Error Counter

Each time the PHY detects a non-collision packet containing at least one error, 19.7:0 is incremented. The counter will saturate at OFFh. This register is cleared only when read, or upon either a hardware or software reset. These bits are valid only in 100BASE-TX and 1000BASE-T modes.

### 17.21 Register 20 (14h) - False Carrier Sense Counter Register

|  | Register $\mathbf{2 0} \mathbf{( 1 4 h )}$ - False Carrier Sense Counter Register |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Bit | Name | Access | States | Reset Value |
| $15: 8$ | Reserved | RO |  | 00000000 |
| $7: 0$ | False Carrier Sense Counter | RO <br> SC | Number of false carrier events since last read | 00000000 |

### 20.15:8 - Reserved

## 20.7:0 - False Carrier Sense Counter

The PHY will increment 20.7:0 each time it detects a false carrier on the receive input. The counter will saturate at 0FFh. This register is cleared only when read, or upon either a hardware or software reset. These bits are valid only in 100BASE-TX and 1000BASE-T modes.

### 17.22 Register 21 (15h) - Disconnect Counter Register

|  | Register 21 (15h) - Disconnect Counter Register |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Bit | Name | Access | States | Reset Value |
| $15: 8$ | Reserved | RO |  | 00000000 |
| $7: 0$ | Disconnect Counter | RO SC | Number of disconnects since last read | 00000000 |

### 21.15:8 - Reserved

## 21.7:0 - Disconnect Counter

The PHY will increment 21.7:0 each time the Carrier Integrity Monitor (CIM) enters the "link unstable" state. The counter will saturate at OFFh. This register is cleared only when read, or upon a hardware or software reset.

### 17.23 Register 22 (16h) - 10BASE-T Control \& Status Register ${ }^{1}$

|  | Register 22 (16h) - 10BASE-T Control \& Status Register |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Access | States | Reset Value |
| 15 | Link Integrity Test State Machine Disable | R/W, RS | 1 = Disable link integrity test <br> $0=$ Enable link integrity test | 0 |
| 14 | Jabber Detect Disable | R/W, RS | 1 = Disable jabber detect <br> $0=$ Enable jabber detect | 0 |
| 13 | Echo Mode Disable | R/W, RS | 1 = Disable echo mode <br> 0 = Enable echo mode | 0 |
| 12 | SQE Disable Mode | R/W, RS | 1 = Disable SQE transmit <br> $0=$ Enable SQE transmit | 0 |
| 11:10 | Squelch Control | R/W, RS | $\begin{aligned} & 00=300 \mathrm{mV} \\ & 01=197 \mathrm{mV} \\ & 10=450 \mathrm{mV} \\ & 11=\text { Reserved } \end{aligned}$ | 00 |
| 9 | Reserved | R/W |  | 0 |
| 8 | EOF Error Detected | RO SC | 1 = EOF error detected since last read $0=$ EOF error not detected since last read | 0 |
| 7 | 10BASE-T Disconnect State | RO SC | 1 = 10BASE-T link disconnected $0=10 B A S E-T$ link connected | 0 |
| 6 | 10BASE-T Link Status | RO | 1 = 10BASE-T link active $0=10 B A S E-T$ link inactive | 0 |
| 5:3 | Current Reference Trim | R/W, RS | (See Table 17-4) | 000 |
| 2:0 | Reserved | RO |  | 000 |

### 22.15 - Disable Link Integrity Test State Machine ${ }^{1}$

When bit 22.15 is set to " 0 ", the CIS8201 link integrity state machine runs automatically; it also controls link pass status. When bit 22.15 is set to " 1 ", the link integrity state machine is bypassed, and the PHY is forced into link pass status.

### 22.14 - Disable Jabber Detect ${ }^{1}$

When bit 22.14 is set to " 0 ", the CIS8201 automatically shuts off the transmitter when a transmission request exceeds the IEEEspecified time limit. When bit 22.14 is set to " 1 ", transmission requests are allowed to be arbitrarily long without shutting down the transmitter.

### 22.13 - Disable Echo Mode ${ }^{1}$

When bit 22.13 is set to " 1 ", the logical state of the TX_EN pin will not echo onto the CRS pin, effectively disabling CRS from being asserted in half-duplex operation. For example, when TX_EN is driven to " 0 ", the CRS pin will also be driven to a " 0 ". When bit 22.13 is set to " 0 ", the TX_EN pin will be echoed onto the CRS pin.

### 22.12 - SQE Disable ${ }^{1}$

When bit 22.12 is set to "1", SQE (Signal Quality Error) pulses are not sent. Note that this control bit applies in 10BASE-T HDX mode only.

### 22.11:10 - Squelch Control ${ }^{1}$

When bits $22.11: 10$ are set to " 00 ", the CIS8201 uses 300 mV as the squelch threshold level, prescribed by the IEEE's 10BASET specification. When bits $22.11: 10$ are set to " 01 ", the squelch level is decreased to 197 mV , which may improve the bit error rate performance on long loops. When bits $22.11: 10$ are set to " 10 ", the squelch level is increased to 450 mV , which may improve the bit error rate in high-noise environments. These bits also control the ActiPHY ${ }^{\top M}$ comparator squelch levels (see Section 15.9: "ActiPHY(tm) Power Management" for more information).

[^23]
## 22.9, 22.2:0 - Reserved

## 22.8 - EOF Error ${ }^{1}$

When bit 22.8 returns a " 1 ", a defective EOF (End-of-Frame) sequence has been received since the last time this bit was read. This bit is automatically set to " 0 " when it is read.

## 22.7 - 10BASE-T Disconnect State ${ }^{1}$

Bit 22.7 is set to " 1 " if the 10BASE-T connection has been broken by the Carrier Integrity Monitor (CIM) since the last read of this bit; otherwise, this bit is set to " 0 ".

## 22.6 - 10BASE-T Link Status ${ }^{1}$

Bit 22.6 is set to " 1 " if the 10BASE-T link is active; otherwise, this bit is set to " 0 ".

## 22.5:3 - Current Reference Trim ${ }^{1}$

Bits 5:3 provide trim adjustments for the internal current reference on the CIS8201. This adjustment controls the transmit power only in 10BASE-T mode. It may be used, in particular, to trim the nominal transmit power for a particular network interface design. It has no effect on the receive operation of the CIS8201.

The current reference trim adjustments are encoded using the bit values in the following table.
Table 17-4. 10BASE-T Current Reference Trim Values

| Bits 5:3 | Adjustment |
| :---: | :---: |
| 011 | $+6 \%$ |
| 010 | $+6 \%$ |
| 001 | $+4 \%$ |
| 000 | $+2 \%$ |
| 111 | $0 \%$ |
| 110 | $-2 \%$ |
| 101 | $-4 \%$ |
| 100 | $-4 \%$ |

[^24]
### 17.24 Register 23 (17h) - Extended PHY Control Register \#1

|  | Register 23 (17h) - Extended PHY Control Register \#1 |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Access | States | Reset Value |
| 15:12 | MAC Interface Mode Select | R/W, RS | 0000 = Enable GMII/MIII (default) <br> 0001 = Enable RGMII <br> 0010 = Enable TBI <br> 0011 = Enable RTBI <br> 0100 to 1111 = Future use (reserved) | 0000 |
| 11:9 | MAC Interface and Digital I/O Power Supply Voltage Select | R/W, RS | $000=1 / 0$ pins will operate from 3.3 V supply $001=\mathrm{I} / \mathrm{O}$ pins will operate from 2.5 V supply 010 to 111 = Future use (reserved) | 000 |
| 8 | RGMII Skew Timing Compensation Enable | R/W, RS | 1 = Enable RGMII skew timing compensation $0=$ Disable RGMII skew timing compensation | 0 |
| 7 | EWRAP Enable | R/W | 1 = Enable EWRAP in TBI mode <br> $0=$ Disable EWRAP in TBI mode | 0 |
| 6 | TBI Bit Order Reversal Enable | R/W, RS | $1=$ Enable TBI bit order reversal $0=$ Disable TBI bit order reversal (default) | 0 |
| 5 | ActiPHY ${ }^{\text {TM }}$ Enable | R/W | $\begin{aligned} & 1=\text { ActiPHY }^{\top \mathrm{TM}} \text { low power mode enabled } \\ & 0=\text { ActiPHY }{ }^{\top \mathrm{M}} \text { low power mode disabled } \\ & \hline \end{aligned}$ | 0 |
| 4:2, 0 | Reserved | RO |  | 000000 |
| 1 | GMII Transmit Pin Reversal | R/W | $0=$ GMII transmit pin order default <br> 1 = GMII transmit pin order reversed | 0 |

### 23.15:12 - MAC Interface Mode Select

When bits 23.15:12 are set per the values listed in the register table above, the respective MAC interfaces are enabled. The default system interface operating mode is GMII/MII.

### 23.11:9 - MAC Interface Voltage Select

Bits 23.11:9 specify the I/O voltage at which the MAC interface (GMII, MII, RGMII, TBI, or RTBI) and all other digital interface pins will be operated. By default, 3.3 V GMII I/O operating conditions are used. ${ }^{1}$

## 23.8 - Enable RGMII Timing Skew Compensation

Bit 23.8 enables a unique, on-chip timing circuit to compensate for sensitive RGMII timings, which normally must be addressed by using a "trombone style" timing delay on the PC board. See Section 20.9: "RGMII/RTBI Mode Timing ," and the RGMII specification for more information. By default, this compensation circuit is disabled.

## 23.7 - EWRAP Enable

When bit 23.7 is set to " 1 " and bits $23.15: 12$ are set to " 0010 ", TBI loopback toward the MAC is enabled.

## 23.6 - TBI Bit Order Reversal Enable

Bit 23.6 allows the user to specify the bit order for the PCS only when TBI mode is selected. By default, reversing the TBI bit order, as defined in the IEEE standard, is disabled.

## 23.5 - ActiPHY ${ }^{\text {TM }}$ Enable

The Station Manager is expected to set bit 23.5 to " 1 " when it detects that the PHY has not established a link for a certain period of time, thus enabling the ActiPHY ${ }^{\top M}$ power management mode. This bit is cleared when the PHY detects network activity. See Section 15.9: "ActiPHY(tm) Power Management" for more information.

## 23.4:2, 0 - Reserved

## 23.1 - GMII Transmit Pin Reversal

[^25]Bit 23.1 allows for flexibility in printed circuit board routing. This pin can be used to reorder the GMII transmit pins. The pin assignments are shown in the following table.

Table 17-5. GMII Transmit Pin Ordering

| Bit 23.1 | Pin Name | Pin Number |
| :---: | :---: | :---: |
| 0 | TXD0 | 63 |
|  | TXD1 | 62 |
|  | TXD2 | 61 |
|  | TXD3 | 60 |
|  | TXD4 | 59 |
|  | TXD5 | 58 |
|  | TXD6 | 57 |
|  | TXD7 | 56 |
|  | 1 | TXD0 |
|  | TXD1 | 56 |
|  | TXD2 | 57 |
|  | TXD3 | 58 |
|  | TXD4 | 59 |
|  | TXD5 | 60 |
|  | TXD6 | 61 |
|  | TXD7 | 62 |
|  |  | 63 |

### 17.25 Register 24 (18h) - Extended PHY Control Register \#2

|  | Register 24 (18h) - Extended PHY Control Register \#2 |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Access | States | Reset Value |
| 15:13 | 100/1000BASE-T Edge Rate Control | R/W, RS | $011=+3$ edge rate (slowest) <br> $010=+2$ edge rate <br> $001=+1$ edge rate <br> $000=$ Nominal edge rate <br> 111 = -1 edge rate <br> $110=-2$ edge rate <br> $101=-3$ edge rate <br> $100=-4$ edge rate (fastest) | 000 |
| 12:10 | 100/1000BASE-T Transmit Voltage Reference Trim | R/W, RS | (See Table 17-6) | 000 |
| 9:7 | TX FIFO Depth Control for GMII, RGMII, TBI, and RTBI | R/W, RS | $\begin{aligned} & 000=5 \text { symbols } \\ & 001=4 \text { symbols } \\ & 010=3 \text { symbols } \\ & 011=2 \text { symbols } \\ & 100=1 \text { symbol } \\ & 101 \text { to } 111=\text { Reserved }{ }^{1} \end{aligned}$ | 100 |
| 6:4 | RX FIFO Depth Control (TBI only) | R/W, RS | $\begin{aligned} & 000=5 \text { symbols } \\ & 001=4 \text { symbols } \\ & 010=3 \text { symbols } \\ & 011=2 \text { symbols } \\ & 100=1 \text { symbol } \\ & 101 \text { to } 111 \text { = Reserved } \\ & \hline \end{aligned}$ | 100 |
| 3:1 | Cable Quality Status | RO | $\begin{aligned} & 000=\text { cable length }<10 \mathrm{~m} \\ & 001=10 \mathrm{~m}<\text { cable length }<20 \mathrm{~m} \\ & 010=20 \mathrm{~m}<\text { cable length }<40 \mathrm{~m} \\ & 011=40 \mathrm{~m}<\text { cable length }<80 \mathrm{~m} \\ & 100=80 \mathrm{~m}<\text { cable length }<100 \mathrm{~m} \\ & 101=100 \mathrm{~m}<\text { cable length }<140 \mathrm{~m} \\ & 110=140 \mathrm{~m}<\text { cable length }<180 \mathrm{~m} \\ & 111=\text { cable length }>180 \mathrm{~m} \end{aligned}$ | 000 |
| 0 | 1000BASE-T Analog Loopback Control | R/W | ```1 = Enable 1000BASE-T analog loopback through the hybrid \(0=\) Disable 1000BASE-T analog loopback through the hybrid``` | 0 |

${ }^{1}$ The unused bit combination "111" is used to disable IEEE $802.3 z$ (Clause 37) Auto-Negotiation handshaking. See Section 15.4: "AutoNegotiation" for more information.

### 24.15:13 - 100/1000BASE-T Edge Rate Control

Bits 24.15:13 control the transmit driver slew rate in 100BASE-TX and 1000BASE-T modes only, as shown above. The difference between each setting is approximately 200ps to 300 ps , with the " +3 " setting resulting in the slowest edge rate, and the " -4 " setting resulting in the fastest edge rate.

### 24.12:10 - 100/1000BASE-T Transmit Voltage Reference Trim

Bits $12: 10$ provide trim adjustments for the internal voltage reference on the CIS8201. This adjustment controls the transmit power for 100BASE-TX and 1000BASE-T modes. It may be used, in particular, to trim the nominal transmit power for a particular network interface design.

The transmit voltage reference trim adjustments are encoded using the bit values in the following table

Table 17-6. 100/1000BASE-T Transmit Voltage Reference Trim Values

| Bits 12:10 | Adjustment |
| :---: | :---: |
| 011 | $+6 \%$ |
| 010 | $+6 \%$ |
| 001 | $+4 \%$ |
| 000 | $+2 \%$ |
| 111 | $-2 \%$ |
| 110 | $-4 \%$ |
| 101 | $-4 \%$ |
| 100 |  |

## 24.9:7 - TX FIFO Depth Control ${ }^{1}$

Bits 24.9:7 control symbol buffering for the transmit synchronization FIFO used in GMII, RGMII, TBI, and RTBI modes. ${ }^{2}$
During symbol transmission in GMII, RGMII, TBI, and RTBI modes, bits 24.9:7 control the depth of the FIFO, which directly determines the maximum transmittable packet size. An internal FIFO is used to synchronize the clock domains between the MAC transmit clock (e.g., GTX_CLK) and the PHY's clock (e.g., XTAL1), used to transmit symbols on the local PHY's twisted pair interface. By controlling the transmit synchronization FIFO depth with these three bits, the user sets the maximum packet size which can be successfully transmitted by the CIS8201.

$$
\text { FIFO Setting }=\frac{((\text { Freq. Tolerance Error of MAC Clock + Freq. Tolerance Error of PHY Clock }) \times \text { Max. Packet Size }),}{1,000,000}
$$

where the frequency tolerance offset is in ppm, the maximum packet size is in bytes, and the FIFO setting is in symbols. ${ }^{3}$
For example, when GTX_CLK $=125 \mathrm{MHz} \pm 100 \mathrm{ppm}, \mathrm{XTAL} 1=125 \mathrm{MHz} \pm 50 \mathrm{ppm}$, and the maximum packet size is 9600 bytes (a jumbo packet):

FIFO Setting $=((100 \mathrm{ppm}+50 \mathrm{ppm}) \times 9600$ bytes $) / 1,000,000=2$ symbols of FIFO buffering $=$ Register bit setting of " 011 ".

## 24.6:4 - RX FIFO Depth Control (TBI Mode Only) ${ }^{1}$

Used in TBI mode only, bits 24.6:4 control symbol buffering as determined by the receive synchronization FIFO. ${ }^{3}$

## 24.3:1 - Cable Quality Status

Valid only in 100/1000BASE-T modes, bits 24.3:1 indicate the approximate effective electrical length of the cable in meters, as shown in the register table above.

## 24.0 - 1000BASE-T Analog Loopback Control

This bit is valid only in 1000BASE-T mode. When asserted, bit 24.0 enables analog loopback through the CIS8201's internal hybrid. Because loopback occurs at the hybrid, the transmit/receive signal will be observed on the media (cable). This bit should always be disabled in normal operating modes. See MII Register bit 0.14 for information about the IEEE - 802.3 standard's specified loopback operation.

[^26]
### 17.26 Register 25 (19h) - Interrupt Mask Register

|  | Register 25 (19h) - Interrupt Mask Register |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Access | States | Reset Value |
| 15 | Interrupt Pin Enable | R/W | 1 = Enable interrupt pin 0 = Disable interrupt pin | 0 |
| 14 | Speed State-Change Interrupt Mask | R/W, RS | 1 = Enable Speed interrupt 0 = Disable Speed interrupt | 0 |
| 13 | Link State-Change / ActiPHY ${ }^{\top}{ }^{\top M}$ Interrupt Mask | R/W, RS | $\begin{aligned} & 1=\text { Enable Link / ActiPHY }{ }^{\top M} \text { interrupt } \\ & 0=\text { Disable Link / ActiPHY }{ }^{\top M} \text { interrupt } \end{aligned}$ | 0 |
| 12 | Duplex State-Change Interrupt Mask | R/W, RS | 1 = Enable Duplex interrupt 0 = Disable Duplex interrupt | 0 |
| 11 | Auto-Negotiation Error Interrupt Mask | R/W, RS | 1 = Enable Auto-Negotiation Error interrupt 0 = Disable Auto-Negotiation Error interrupt | 0 |
| 10 | Auto-Negotiation-Done Interrupt Mask | R/W, RS | 1 = Enable Auto-Negotiation-Done interrupt $0=$ Disable Auto-Negotiation-Done interrupt | 0 |
| 9 | Page-Received Interrupt Mask | R/W, RS | 1 = Enable Page-Received interrupt 0 = Disable Page-Received interrupt | 0 |
| 8 | Symbol Error Interrupt Mask | R/W, RS | 1 = Enable Symbol Error interrupt 0 = Disable Symbol Error interrupt | 0 |
| 7 | Descrambler Lock-Lost Interrupt Mask | R/W, RS | 1 = Enable Lock-Lost interrupt 0 = Disable Lock-Lost interrupt | 0 |
| 6 | MDI Crossover Change Interrupt Mask | R/W, RS | 1 = Enable MDI Crossover interrupt 0 = Disable MDI Crossover interrupt | 0 |
| 5 | Polarity-Change Interrupt Mask | R/W, RS | 1 = Enable Polarity-Change interrupt $0=$ Disable Polarity-Change interrupt | 0 |
| 4 | Jabber-Detect Interrupt Mask | R/W, RS | $\begin{aligned} & 1 \text { = Enable Jabber-Detect interrupt } \\ & 0=\text { Disable Jabber-Detect interrupt } \end{aligned}$ | 0 |
| 3 | False Carrier Interrupt Mask | R/W, RS | 1 = Enable False Carrier interrupt 0 = Disable False Carrier interrupt | 0 |
| 2 | Parallel-Detect Interrupt Mask | R/W, RS | 1 = Enable Parallel-Detect interrupt 0 = Disable Parallel-Detect interrupt | 0 |
| 1 | MASTER/SLAVE Interrupt Mask | R/W, RS | 1 = Enable MASTER/SLAVE interrupt 0 = Disable MASTER/SLAVE interrupt | 0 |
| 0 | RX_ER Interrupt Mask | R/W, RS | $\begin{aligned} & 1=\text { Enable RX_ER interrupt } \\ & 0=\text { Disable RX_ER interrupt } \\ & \hline \end{aligned}$ | 0 |

### 25.15 - Interrupt Pin Enable

When bit 25.15 is set to " 1 ", the hardware interrupt is enabled, meaning that the state of the external interrupt pin (MDINT\#, which is active low) can be influenced by the state of the Interrupt Status bit (26.15). When bit 25.15 is set to " 0 ", the interrupt status bits (Register 26) continue to be set in response to interrupts, but the interrupt hardware pin MDINT\# on the CIS8201 will not be influenced by the PHY. The MDINT\# hardware pin is essentially a logical NAND function of the register bits ( 25.15 and 26.15).

### 25.14 - Speed State-Change Interrupt Mask

When bit 25.14 is set to " 1 ", the Speed State-Change interrupt is enabled.

### 25.13 - Link State-Change / ActiPHY ${ }^{\text {TM }}$ Interrupt Mask

While bit 23.5 is set, setting bit 25.13 to " 1 " enables the ActiPHY ${ }^{T M}$ interrupt. While bit 23.5 is cleared, setting this bit to " 1 " enables the Link State-Change interrupt.

### 25.12 - Duplex State-Change Interrupt Mask

When bit 25.12 is set to " 1 ", the Duplex State-Change interrupt is enabled.

### 25.11 - Auto-Negotiation Error Interrupt Mask

When bit 25.11 is set to " 1 ", the Auto-Negotiation Error interrupt is enabled.

### 25.10 - Auto-Negotiation-Done Interrupt Mask

When bit 25.10 is set to " 1 ", the Auto-Negotiation-Done interrupt is enabled.

## 25.9 - Page-Received Interrupt Mask ${ }^{1}$

When bit 25.9 is set to " 1 ", the Page-Received interrupt is enabled.

## 25.8 - Symbol Error Interrupt Mask ${ }^{1}$

When bit 25.8 is set to " 1 ", the Symbol Error interrupt is enabled.

## 25.7 - Descrambler Lock-Lost Interrupt Mask ${ }^{1}$

When bit 25.7 is set to " 1 ", the Descrambler Lock-Lost interrupt is enabled.

## 25.6 - MDI-Crossover Change Interrupt Mask ${ }^{2}$

When bit 25.6 is set to " 1 ", the MDI Crossover Status-Change interrupt is enabled.

## 25.5 - Polarity-Change Interrupt Mask

When bit 25.5 is set to " 1 ", the Polarity-Change interrupt is enabled.

## 25.4 - Jabber-Detect Interrupt Mask ${ }^{3}$

When bit 25.4 is set to " 1 ", the Jabber-Detect interrupt is enabled.

## 25.3 - False Carrier Interrupt Mask ${ }^{1}$

When bit 25.3 is set to " 1 ", the False Carrier interrupt is enabled.

## 25.2 - Parallel-Detect Error Interrupt Mask

When bit 25.2 is set to " 1 ", the Parallel-Detect Error interrupt is enabled.

## 25.1 - MASTER/SLAVE Resolution Error Interrupt Mask ${ }^{4}$

When bit 25.1 is set to " 1 ", the MASTER/SLAVE Resolution Error interrupt is enabled.

## 25.0 - RX_ER Interrupt Mask

When bit 25.0 is set to " 1 ", the RX_ER interrupt is enabled.

[^27]
### 17.27 Register 26 (1Ah) - Interrupt Status Register

|  | Register 26 (1Ah) - Interrupt Status Register |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Access | States | Reset Value |
| 15 | Interrupt Status | RO SC | $\begin{aligned} & \hline 1=\text { Interrupt pending } \\ & 0=\text { No interrupt pending } \end{aligned}$ | 0 |
| 14 | Speed State-Change Interrupt Status | RO SC | 1 = Speed interrupt pending | 0 |
| 13 | Link State-Change / ActiPHY ${ }^{\text {TM }}$ Interrupt Status | RO SC | 1 = Link state-change / ActiPHY ${ }^{\text {TM }}$ interrupt pending | 0 |
| 12 | Duplex State-Change Interrupt Status | RO SC | 1 = Duplex interrupt pending | 0 |
| 11 | Auto-Negotiation Error Interrupt Status | RO SC | 1 = Auto-Negotiation Error interrupt pending | 0 |
| 10 | Auto-Negotiation-Done Interrupt Status | RO SC | 1 = Auto-Negotiation-Done interrupt pending | 0 |
| 9 | Page-Received Interrupt Status | RO SC | 1 = Page-Received Interrupt pending | 0 |
| 8 | Symbol Error Interrupt Status | RO SC | 1 = Symbol Error interrupt pending | 0 |
| 7 | Descrambler Lock-Lost Interrupt <br> Status | RO SC | 1 = Lock-Lost interrupt pending | 0 |
| 6 | MDI Crossover Change Interrupt Status | RO SC | 1 = MDI Crossover interrupt pending | 0 |
| 5 | Polarity-Change Interrupt Status | RO SC | 1 = Polarity-Change interrupt pending | 0 |
| 4 | Jabber-Detect Interrupt Status | RO SC | 1 = Jabber-Detect interrupt pending | 0 |
| 3 | False Carrier Interrupt Status | RO SC | 1 = False Carrier interrupt pending | 0 |
| 2 | Parallel-Detect Interrupt Status | RO SC | 1 = Parallel-Detect Error interrupt pending | 0 |
| 1 | MASTER/SLAVE Interrupt Status | RO SC | 1 = MASTER/SLAVE Error interrupt pending | 0 |
| 0 | RX_ER Interrupt Status | RO | 1 = RX_ER interrupt pending $0=$ No RX_ER interrupt pending | 0 |

### 26.15 - Interrupt Status

When bit 26.15 is set to " 1 ", an unacknowledged interrupt is pending. The cause of the interrupt can be determined by reading the interrupt status bits in this register. This bit is automatically cleared when read.

### 26.14 - Speed State-Change Interrupt Status

When the operating speed of the PHY changes, bit 26.14 is set to " 1 " only if bit 25.14 is also set to " 1 ". This bit is automatically cleared when read.

### 26.13 - Link State-Change / ActiPHY ${ }^{\text {TM }}$ Interrupt Status

While bit 23.5 is set, bit 26.13 is set to " 1 " when energy is detected on the media interface. When bit 23.5 is cleared, this bit is set to " 1 " when the link status of the PHY changes. This bit is set to " 1 " only if bit 25.13 is also set to " 1 ". This bit is automatically cleared when read.

### 26.12 - Duplex State-Change Interrupt Status

When the duplex status of the PHY changes, bit 26.12 is set to " 1 " if bit 25.12 is also set to " 1 ". This bit is automatically cleared when read.

### 26.11 - Auto-Negotiation Error Interrupt Status

When an error is detected by the Auto-Negotiation state machine, bit 26.11 is set to " 1 " if bit 25.11 is also set to " 1 ". This bit is automatically cleared when read.

### 26.10 - Auto-Negotiation-Done Interrupt Status

When the Auto-Negotiation state machine finishes a negotiation process, bit 26.10 is set to " 1 " if bit 25.10 is also set to " 1 ". This bit is automatically cleared when read.

## 26.9 - Page-Received Interrupt Status

When a new Next-Page is received, bit 26.9 is set to " 1 " if bit 25.9 is also set to " 1 ". This bit is automatically cleared when read.

## 26.8 - Symbol Error Interrupt Status ${ }^{1}$

When a symbol error is detected by the descrambler, bit 26.8 is set to " 1 " if bit 25.8 is also set to " 1 ". This bit is automatically cleared when read.

## 26.7 - Descrambler Lock-Lost Interrupt Status ${ }^{1}$

When the descrambler loses lock, bit 26.7 is set to " 1 " if bit 25.7 is also set to " 1 ". This bit is automatically cleared when read.

## 26.6 - MDI Crossover Change Interrupt Status ${ }^{2}$

When the MDI crossover status of the PHY changes, bit 26.6 is set to " 1 " if bit 25.6 is also set to " 1 ". This bit is automatically cleared when read.

## 26.5 - Polarity-Change Interrupt Status

When a polarity status error of the PHY changes, bit 26.5 is set to " 1 " if bit 25.5 is also set to " 1 ". This bit is automatically cleared when read.

## 26.4 - Jabber-Detect Interrupt Status ${ }^{3}$

When "jabber" is detected, bit 26.4 is set to " 1 " if bit 25.4 is also set to " 1 ". This bit is automatically cleared when read.

## 26.3 - False Carrier Interrupt Status ${ }^{1}$

When a false carrier is detected, bit 26.3 is set to " 1 " if bit 25.3 is also set to " 1 ". This bit is automatically cleared when read.

## 26.2 - Parallel-Detect Error Interrupt Status

When a Parallel-Detect error is detected, bit 26.2 is set to " 1 " if bit 25.2 is also set to " 1 ". This bit is automatically cleared when read.

## 26.1 - MASTER/SLAVE Resolution Error Interrupt Status ${ }^{4}$

When a MASTER/SLAVE resolution error is detected, bit 26.1 is set to " 1 " if bit 25.1 is also set to " 1 ". This bit is automatically cleared when read.

## 26.0 - RX_ER Interrupt Status

When an RX_ER condition occurs, bit 26.0 is set to " 1 ". This bit is automatically cleared when read.

[^28]
### 17.28 Register 27 (1Bh) - Parallel LED Control Register

|  | Register 27 (1Bh) - Parallel LED Control Register |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Access | States | Reset Value |
| 15 | Link10 LED Force On | R/W | $1=$ Link10 LED forced on $0=$ Link10 LED not forced on | 0 |
| 14 | Link10 LED Disable | R/W, RS | $\begin{aligned} & 1 \text { = Disable Link10 LED } \\ & 0=\text { Enable Link10 LED } \end{aligned}$ | 0 |
| 13 | Link100 LED Force On | R/W | $\begin{aligned} & \hline 1=\text { Link100 LED forced on } \\ & 0=\text { Link100 LED not forced on } \end{aligned}$ | 0 |
| 12 | Link100 LED Disable | R/W, RS | $\begin{aligned} & \hline 1 \text { = Disable Link100 LED } \\ & 0=\text { Enable Link100 LED } \\ & \hline \end{aligned}$ | 0 |
| 11 | Link1000 LED Force On | R/W | $\begin{aligned} & 1=\text { Link1000 LED forced on } \\ & 0=\text { Link1000 LED not forced on } \end{aligned}$ | 0 |
| 10 | Link1000 LED Disable | R/W, RS | $\begin{aligned} & 1 \text { = Disable Link1000 LED } \\ & 0=\text { Enable Link1000 LED } \end{aligned}$ | 0 |
| 9 | Duplex LED Force On | R/W | $1=$ Duplex LED forced on $0=$ Duplex LED not forced on | 0 |
| 8 | Duplex LED Disable | R/W, RS | $\begin{array}{\|l\|l\|} \hline 1 \text { = Disable Duplex LED } \\ 0=\text { Enable Duplex LED } \\ \hline \end{array}$ | 0 |
| 7 | Activity LED Force On | R/W | $\begin{aligned} & 1=\text { Activity LED forced on } \\ & 0=\text { Activity LED not forced on } \\ & \hline \end{aligned}$ | 0 |
| 6 | Activity LED Disable | R/W, RS | $\begin{aligned} & 1 \text { = Disable Activity LED } \\ & 0=\text { Enable Activity LED } \end{aligned}$ | 0 |
| 5 | Quality LED Force On | R/W | $\begin{aligned} & \hline 1=\text { Quality LED forced on } \\ & 0=\text { Quality LED not forced on } \\ & \hline \end{aligned}$ | 0 |
| 4 | Quality LED Disable | R/W, RS | $\begin{aligned} & 1 \text { = Disable Quality LED } \\ & 0=\text { Enable Quality LED } \end{aligned}$ | 0 |
| 3 | LED Pulse Enable | R/W, RS | 1 = Enable LED pulsing <br> $0=$ Disable LED pulsing | 0 |
| 2 | Link/Activity LED Blink Enable ${ }^{1}$ | R/W, RS | 1 = Enable Link/Acivity LED Blink $0=$ Disable Link/Activity LED Blink | 0 |
| 1 | Link/Acitvity LED Blink Rate | R/W, RS | $\begin{aligned} & 1=10 \mathrm{~Hz} \text { blink rate } \\ & 0=5 \mathrm{~Hz} \text { blink rate } \end{aligned}$ | 0 |
| 0 | Reserved | RO |  | 0 |

${ }^{1}$ This bit must be set only once after reset. If cleared after it is set, a reset of the part must be performed.

### 27.15 - Link10 LED Force On ${ }^{1}$

When bit 27.15 is set to " 1 ", the Link10 LED status bit is asserted.

### 27.14 - Link10 LED Disable

When bit 27.14 is set to " 1 ", the Link10 LED status bit is disabled.

### 27.13 - Link100 LED Force On ${ }^{1}$

When bit 27.13 is set to " 1 ", the Link100 LED status bit is asserted.

### 27.12 - Link100 LED Disable

When bit 27.12 is set to " 1 ", the Link100 LED status bit is disabled.

[^29]
### 27.11 - Link1000 LED Force On ${ }^{1}$

When bit 27.11 is set to " 1 ", the Link1000 LED status bit is asserted.

### 27.10 - Link1000 LED Disable

When bit 27.10 is set to " 1 ", the Link1000 LED status bit is disabled.

## 27.9 - Duplex LED Force On ${ }^{1}$

When bit 27.9 is set to " 1 ", the Duplex LED is forced on.

## 27.8 - Duplex LED Disable

When bit 27.8 is set to " 1 ", the Duplex LED is disabled.

## 27.7 - Activity LED Force On ${ }^{1}$

When bit 27.7 is set to " 1 ", the Activity LED is forced on.

## 27.6 - Activity LED Disable

When bit 27.6 is set to " 1 ", the Activity LED is disabled.

## 27.5 - Quality LED Force On

When bit 27.5 is set to " 1 ", the Quality LED is forced on.

## 27.4 - Quality LED Disable

When bit 27.4 is set to " 1 ", the Quality LED is disabled.

## 27.3 - LED Pulse Enable

When bit 27.3 is set to " 1 ", the LED output signals are pulsed at 5 KHz with a $20 \%$ duty cycle for low-power operation.

## 27.2 - Link/Acivity LED Blink Enable

When bit 27.2 is set to " 1 ", the Link/Activity LED blink function is enabled. In the blinking state the Link/Activity LED operates as follows:

The LED is constantly on when the link is up and data is NOT being transmitted or received.
The LED will blink at the rate specified by bit 27.1 when the link is up AND data is either being transmitted or received.

## 27.1 - Link/Acivity LED Blink Rate

## Bit 27.1 specifies the Link/Activity LED blink rate when bit 27.2 is set to " 1 ".

$0=5 \mathrm{~Hz}$ blink rate
$1=10 \mathrm{~Hz}$ blink rate
27.0 - Reserved

[^30]
### 17.29 Register 28 (1Ch) - Auxiliary Control \& Status Register

|  | Register 28 (1Ch) - Auxiliary Control \& Status Register |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Access | States | Reset Value |
| 15 | Auto-Negotiation Complete | RO | 1 = Auto-Negotiation complete <br> 0 = Auto-Negotiation not complete | 0 |
| 14 | Auto-Negotiation Disabled | RO | 1 = Auto-Negotiation was disabled $0=$ Auto-Negotiation is enabled | 0 |
| 13 | MDI/MDI-X Crossover Indication | RO | $\begin{aligned} & 1=\text { MDI/MDI-X crossover detected } \\ & 0=\text { MDI/MDI-X crossover not detected } \end{aligned}$ | 0 |
| 12 | CD Pair Swap | RO | 1 = CD pairs are swapped <br> $0=C D$ pairs are not swapped | 0 |
| 11 | A Polarity Inversion | RO | 1 = Polarity swapped on pair A <br> $0=$ Polarity not swapped on pair A | 0 |
| 10 | B Polarity Inversion | RO | 1 = Polarity swapped on pair B <br> $0=$ Polarity not swapped on pair B | 0 |
| 9 | C Polarity Inversion | RO | 1 = Polarity swapped on pair C <br> $0=$ Polarity not swapped on pair C | 0 |
| 8 | D Polarity Inversion | RO | 1 = Polarity swapped on pair D <br> $0=$ Polarity not swapped on pair D | 0 |
| 7:6 | Reserved | RO |  | 00 |
| 5 | Duplex Status | RO | $\begin{aligned} & 1=\mathrm{FDX} \\ & 0=\mathrm{HDX} \end{aligned}$ | 0 |
| 4:3 | Speed Status | RO | $\begin{aligned} & 00=\text { Speed is } 10 B A S E-T \\ & 01=\text { Speed is } 100 \mathrm{BASE}-T X \\ & 10=\text { Speed is } 1000 B A S E-T \\ & 11=\text { Reserved } \end{aligned}$ | 00 |
| 2 | Mode/Duplex Pin Priority Select | R/W, RS | 1 = SMI registers have priority over MODE, FRC_DPLX, and ANEG_DIS pins. <br> $0=$ MODE, FRC_DPLX, and ANEG_DIS pins have priority over SMI register settings, unless ANEG_DIS $=0$. | 0 |
| 1 | Reset Control | R/W, RS | $0=$ MII issued reset will reset the "Reset-Sticky" bits to their default values <br> $1=$ CIS8201 MII issued reset will not reset the "ResetSticky" bits to their default values | 0 |
| 0 | Reserved | RO |  | 00 |

### 28.15 - Auto-Negotiation Complete

This bit is a copy of bit 1.5 , duplicated here for convenience.

### 28.14 - Auto-Negotiation Disabled

When bit 28.14 is read as a " 1 ", this bit indicates that the Auto-Negotiation process has been bypassed. This happens only when Register bit 0.12 is set to " 0 ".

### 28.13 - MDI/MDI-X Crossover Indication

When bit 28.13 returns a " 1 ", the Auto-Negotiation state machine has determined that crossover does not exist in the signal path. The crossover will therefore be performed internally to the PHY, as described by the MDI/MDI-X crossover specification. ${ }^{1}$

### 28.12 - CD Pair Swap ${ }^{2}$

[^31]When bit 28.12 returns a " 1 ", the PHY has determined that subchannel cable pairs $C$ and $D$ have been swapped between the far-end transmitted and the receiver. When bit 28.12 returns a " 1 ", the PHY internally swaps pairs C and D (as long as bit 18.5 is set to " 0 "). ${ }^{1}$

### 28.11 - A Polarity Inversion

When bit 28.11 returns a " 1 ", the PHY has determined that the polarity of subchannel cable pair A has been inverted between the far-end transmitter and the near-end receiver. When bit 28.11 returns a " 1 ", the PHY internally corrects the pair inversion (as long as bit 18.4 is set to " 0 "). Polarity-inversion correction runs in all three modes; as a result, the state of 28.11 is valid only when bit 1.5 is set to " 1 ".

### 28.10 - B Polarity Inversion

When bit 28.10 returns a " 1 ", the PHY has determined that the polarity of subchannel cable pair B has been inverted between the far-end transmitter and the near-end receiver. When bit 28.10 returns a " 1 ", the PHY internally corrects the pair inversion (as long as bit 18.4 is set to " 0 "). Polarity-inversion correction runs in all three modes; as a result, the state of 28.10 is valid only when bit 1.5 is set to " 1 ".

## 28.9 - C Polarity Inversion ${ }^{1}$

When bit 28.9 returns a " 1 ", the PHY has determined that the polarity of subchannel cable pair $C$ has been inverted between the far-end transmitter and the near-end receiver. When bit 28.9 returns a "1", the PHY internally corrects the pair inversion (as long as bit 18.4 is set to " 0 "). Polarity-inversion correction runs in all three modes; as a result, the state of 28.9 is valid only when bit 1.5 is set to " 1 ".

## 28.8 - D Polarity Inversion ${ }^{1}$

When bit 28.8 returns a " 1 ", the PHY has determined that the polarity of subchannel cable pair D has been inverted between the far-end transmitter and the near-end receiver. When bit 28.8 returns a " 1 ", the PHY internally corrects the pair inversion (as long as bit 18.4 is set to " 0 "). Polarity-inversion correction runs in all three modes; as a result, the state of 28.8 is valid only when bit 1.5 is set to " 1 ".

## 28.7:6, 28.0 - Reserved

## 28.5 - Duplex Status

Bit 28.5 indicates the actual FDX/HDX operating mode of the PHY.

## 28.4:3 - Speed Status

Bits 27.4:3 indicate the actual operating speed of the PHY.

## 28.2 - Mode/Duplex Pin Priority Select

Bit 28.2 determines whether the configuration control pins (MODE10/100/1000, FRC_DPLX, and ANEG_DIS) have priority over the MII register settings in determining the operating characteristics of the PHY. If bit 28.2 is a " 0 " (default value), then the configuration control pins have priority over any MII register settings, unless all the configuration control pins are tied to an all "ones" high state, as shown in Table 17-7. If bit 28.2 is a " 1 ", then the MII register settings take precedence over the operating mode specified by the state of the configuration control pins.

## 28.1 - Reset Control

Bit 28.1 controls whether or not the "Reset-Sticky" (RS) bits are reset (Register bit $28.1=$ " 1 ") to their default values, or remain in their current state (Register bit $28.1=$ " 0 ") when a MII (soft) reset is issued.

[^32]Table 17-7. Configuration Control Pin Settings

| ANEG_DIS | FRC_DPLX | MODE10 | MODE100 | MODE1000 | Advertised Operating Mode(s) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Speed | Duplex |
| 0 | X | 0 | 0 | 0 | None | None |
|  | 0 | 0 | 0 | 1 | 1000BASE-T | Half |
|  | 0 | 0 | 1 | 0 | 100BASE-TX |  |
|  | 0 | 0 | 1 | 1 | 100BASE-TX |  |
|  |  |  |  |  | 1000BASE-T |  |
|  | 0 | 1 | 0 | 0 | 10BASE-T |  |
|  | 0 | 1 | 0 | 1 | 10BASE-T 1000BASE-T |  |
|  |  |  |  |  | 10BASE-T |  |
|  | 0 | 1 | 1 | 0 | 100BASE-TX |  |
|  | 0 | 1 | 1 | 1 | All |  |
|  | 1 | 0 | 0 | 1 | 1000BASE-T | Full/Half |
|  | 1 | 0 | 1 | 0 | 100BASE-TX |  |
|  |  |  |  |  | 100BASE-TX |  |
|  | 1 | 0 | 1 | 1 | 1000BASE-T |  |
|  | 1 | 1 | 0 | 0 | 10BASE-T |  |
|  | 1 | 1 | 0 | 1 | 10BASE-T 1000BASE-T |  |
|  |  |  |  |  | 10BASE-T |  |
|  | 1 | 1 | 1 | 0 | 100BASE-TX |  |
|  | 1 | 1 | 1 | 1 | All |  |
| ANEG_DIS | FRC_DPLX | MODE10 | MODE100 | MODE1000 | Forced Operating Mode |  |
|  |  |  |  |  | Speed | Duplex |
| 1 | X | 0 | 0 | 0 | None | None |
|  | 0 | X | X | 1 | 1000BASE-T | Half |
|  | 0 | X | 1 | 0 | 100BASE-TX |  |
|  | 0 | 1 | 0 | 0 | 10BASE-T |  |
|  | 1 | X | X | 1 | 1000BASE-T | Full |
|  | 1 | X | 1 | 0 | 100BASE-TX |  |
|  | 1 | 1 | 0 | 0 | 10BASE-T |  |
| 1 | 1 | 1 | 1 | 1 | Specified by MII register bits |  |

Using the MODE, FRC_DPLX, and ANEG_DIS pins as described above does not change the state of the PHY's MII capability register bits (e.g., MII Registers $0,1,4$, and 9). As specified by MII Registers $0,1,4$, and 9 , when bit 28.2 is set to " 0 ", the MODE, FRC_DPLX, and ANEG_DIS pins effectively override the PHY's operating capabilities for use in any subsequent AutoNegotiation or Parallel-Detect process:

- link speed: 10/100/1000, and
- duplex: full or half.

If the MII register settings are desired to take precedence over the configuration control pins, then bit 28.2 must be written to a " 1 " after a hardware or software reset is completed, or the configuration control pins can all be tied to an all "ones" high state.

### 17.30 Register 29 (1Dh) - Delay Skew Status Register

|  | Register $\mathbf{2 9}$ (1Dh) - Delay Skew Status Register |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Bit | Name | Access | States | Reset Value |
| 15 | Reserved | RO |  | 0 |
| $14: 12$ | Pair A Delay Skew | RO | Skew in integral symbol times | 000 |
| 11 | Reserved | RO |  | 0 |
| $10: 8$ | Pair B Delay Skew | RO |  | 000 |
| 7 | Reserved in integral symbol times | 0 |  |  |
| $6: 4$ | Pair C Delay Skew | RO | Skew in integral symbol times | 000 |
| 3 | Reserved | RO |  | 0 |
| $2: 0$ | Pair D Delay Skew | RO | Skew in integral symbol times | 000 |

### 29.15, 29.11, 29.7, 29.3 - Reserved

### 29.14:12 - Pair A Delay Skew ${ }^{1}$

Bits 29.14:12 indicate the additional delay (measured in integral symbol times) added internally at the pair A receiver input to align received symbols at pair A with the received symbols at the other three pairs.

### 29.10:8 - Pair B Delay Skew ${ }^{1}$

Bits 29.10:8 indicate the additional delay (measured in integral symbol times) added internally at the pair B receiver input to align received symbols at pair $B$ with the received symbols at the other three pairs.

## 29.6:4 - Pair C Delay Skew ${ }^{1}$

Bits 29.6:4 indicate the additional delay (measured in integral symbol times) added internally at the pair C receiver input to align received symbols at pair $C$ with the received symbols at the other three pairs.

## 29.2:0 - Pair D Delay Skew ${ }^{1}$

Bits 29.2:0 indicate the additional delay (measured in integral symbol times) added internally at the pair D receiver input to align received symbols at pair $D$ with the received symbols at the other three pairs.

[^33]17.31 Register 30 (1Eh) - Reserved Register

|  | Register 30 (1Eh) - Reserved Register |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Bit | Name | Access States | Reset Value |  |
| $15: 0$ | Reserved | RO | 000000000000000 |  |

30.15:0 - Reserved
17.32 Register 31 (1Fh) - Reserved Register

|  | Register 31 (1Fh) - Reserved Register |  |  |
| :--- | :--- | :--- | :--- |
| Bit | Name | Access States | Reset Value |
| $15: 0$ | Reserved | RO | 0000000000000000 |

### 31.15:0 - Reserved

## 18 Electrical Specification

### 18.1 Absolute Maximum Ratings

Temporary or prolonged operating conditions beyond those listed below may result in device failure and/or compromise longterm device reliability.

Table 18-1. Absolute Maximum Ratings

| Symbol | Min | Typ | Max | Unit | Parameter Description \& Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\text {Storage }}$ | -65 |  | 150 | ${ }^{\circ} \mathrm{C}$ | Storage temperature range. |
| $\mathrm{T}_{J}$ |  |  | $+125^{\circ} \mathrm{C}$ | ${ }^{\circ} \mathrm{C}$ | Absolute maximum junction temperature |
| $\mathrm{T}_{\mathrm{A}}$ | $0^{\circ} \mathrm{C}$ |  | $+70^{\circ} \mathrm{C}$ | ${ }^{\circ} \mathrm{C}$ | Ambient free-air operating temperature |
| $V_{\text {DD(Analog) }}$ | -0.5 |  | 4.0 | V | DC voltage on analog I/O supply pin. |
| $V_{\text {DD(IO) }}$ | -0.5 |  | 4.0 | V | DC voltage on any digital I/O supply pin. |
| $\mathrm{V}_{\mathrm{DD} \text { (5V) }}$ | -0.5 |  | 5.5 | V | DC voltage on any 5V-tolerant digital input pin. |
| $V_{\text {DD( } \text { (ig-Core) }}$ | -0.5 |  | 1.8 | V | DC voltage on any digital core supply pin. |
| $V_{\text {DD(Analog-Core) }}$ | -0.5 |  | 1.8 | V | DC voltage on any analog core supply pin. |
| $V_{\text {Pin( } \mathrm{DC})}$ | -0.5 |  | $V_{D D}+0.5$ | V | DC voltage on any non-supply pin. |
| $\mathrm{V}_{\text {ESD (HBM) }}$ | 2 |  |  | kV | ESD voltage on any pin, per event, according to the Human Body Model. ${ }^{1}$ |
| $\mathrm{V}_{\text {ESD(MM) }}$ | 200 |  |  | V | ESD voltage on any pin, per event, according to the Machine Model. |
| CESD | 4 |  |  | kV | Cable-sourced ESD tolerance, per event, at 100 meters. |
| I LATCHup | -200 |  | +200 | mA | $\mathrm{T}=+85^{\circ} \mathrm{C}$, valid for all I/O signal pins. |

[^34]
### 18.2 Recommended Operating Conditions

Table 18-2. Recommended Operating Conditions

| Symbol | Min | Typ | Max | Unit | Parameter Description \& Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{VDDIO}_{\mathrm{G}, \mathrm{T}, \mathrm{M}}$ | 3.0 | 3.3 | 3.6 | V | Digital I/O DC power supply voltage (GMII, TBI, and MII modes). |
| VDDIO ${ }_{\text {RGMII }}$ | 2.3 | 2.5 | 2.7 | V | Optional digital I/O DC power supply voltage (RGMII, RTBI modes only). ${ }^{1}$ |
| VDDDIG | 1.43 | 1.5 | 1.58 | V | Digital core 1.5 V DC power supply voltage. ${ }^{2}$ |
| ```VDDPLL33 TXVDD VDDREC33 VREFP3``` | 3.0 | 3.3 | 3.6 | V | Analog 3.3V DC power supply voltage. |
| VDDPLL15 <br> VDDREC15 | 1.43 | 1.5 | 1.58 | V | Analog core 1.5 V DC power supply voltage. ${ }^{2}$ |
| $\mathrm{F}_{\text {REFCLK }}$ | 25 | N/A | 125 | MHz | Local reference clock (REFCLK) nominal frequency. |
| $\mathrm{F}_{\text {TOL (REFCLK) }}$ | -50 |  | +50 | ppm | Reference clock frequency offset tolerance over specified temperature range ( 25 MHz or 125 MHz ). |
| $\mathrm{F}_{\text {Crystal }}$ |  | 25 |  | MHz | Crystal parallel resonant frequency. |
| $\mathrm{F}_{\text {TOL (Crystal) }}$ | -50 |  | +50 | ppm | Crystal parallel resonant frequency offset tolerance. |
| $\mathrm{F}_{\text {TOL (LINK) }}$ | -1500 |  | +1500 | ppm | Link partner frequency offset tolerance (for any link speed). |
| $\mathrm{R}_{\text {EXT }}$ |  | 2.26 |  | $\mathrm{k} \Omega$ | External reference circuit bias resistor (1\% tolerance). |
| $\mathrm{C}_{\text {REF_FILT }}$ |  | 1.0 |  | $\mu \mathrm{F}$ | External reference generator filter capacitor (10\% tolerance). |
| N |  | 1:1 |  |  | Transformer nominal turns ratio (primary : secondary). |

[^35]
### 18.3 Thermal Application Data

Table 18-3. Thermal Application Data

| Printed Circuit Board Conditions (JEDEC JESD51-9) |  |  |  | 128-pin LQFP | 100-ball LBGA |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PCB Layers |  |  |  | 6 | 4 |
| PCB Dimensions ( $\mathrm{mm} \times \mathrm{mm}$ ) |  |  |  | $7602 \times 114.3$ | $101.6 \times 114.3$ |
| PCB Thickness (mm) |  |  |  | 1.6 | 1.6 |
| Environment Conditions |  |  |  |  |  |
| Maximum operation junction temperature ( ${ }^{\circ} \mathrm{C}$ ) |  |  |  | 125 | 125 |
| Ambient free-air operating temperature ( ${ }^{\circ} \mathrm{C}$ ) |  |  |  | 70 | 70 |
| Worst Case Power Dissipation (W) |  |  |  | 1.3 | 1.3 |
| Symbol | $\begin{aligned} & \text { 128-pin } \\ & \text { LQFP } \end{aligned}$ | $\begin{gathered} \text { 100-ball } \\ \text { LBGA } \end{gathered}$ | Unit | Paramete | ion \& Conditions |
| $\theta_{\mathrm{JA}}(0 \mathrm{~m} / \mathrm{s}$ airflow) | 38.2 | 34.9 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | Junction-to-ambient thermal re |  |
| $\theta_{\mathrm{JA}}(1 \mathrm{~m} / \mathrm{s}$ airflow) | 37.1 | 30.1 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | Junction-to-ambient thermal re |  |
| $\theta_{\text {JA }}(2 \mathrm{~m} / \mathrm{s}$ airflow $)$ | 35.4 | 28.8 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | Junction-to-ambient thermal re |  |

### 18.4 Thermal Specifications

Table 18-4. Thermal Specifications - 128 pin LQFP

| Symbol | Min | Typ | Max | Unit | Parameter Description \& Conditions |
| :---: | :---: | :---: | :---: | :---: | :--- |
| $\mathrm{T}_{\mathrm{A}}$ | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ | Ambient free-air operating temperature |
| $\mathrm{T}_{\mathrm{J}}$ |  |  | 125 | ${ }^{\circ} \mathrm{C}$ | Maximum operating junction temperature |
| $\theta_{\mathrm{JC}}$ |  | 14.4 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | Junction-to-case thermal resistance |
| $\Psi_{J T}$ |  | 1.38 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | Junction-to-top center of case thermal resistance |

Table 18-5. Thermal Specifications $\mathbf{- 1 0 0}$ ball LBGA

| Symbol | Min | Typ | Max | Unit | Parameter Description \& Conditions |
| :---: | :---: | :---: | :---: | :---: | :--- |
| $\mathrm{T}_{\mathrm{A}}$ | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ | Ambient free-air operating temperature |
| $\mathrm{T}_{\mathrm{J}}$ |  |  | 125 | ${ }^{\circ} \mathrm{C}$ | Maximum operating junction temperature |
| $\theta_{\mathrm{JC}}$ |  | 21.8 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | Junction-to-case thermal resistance |
| $\theta_{\mathrm{JB}}$ |  | 14.6 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | Junction-to-board thermal resistance |

### 18.5 Current and Power Consumption - Application Scenarios

Operating Conditions, VDDPLL33/TXVDD/VDDREC33/VREFP $=3.3 \mathrm{~V}$, VDDIO $=2.5 \mathrm{~V}$, VDDDIG/VDDPLL15/VDDREC15 $=1.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 1000$ BASE-T RGMII 64 Byte Random data, No LED's, CLK125out disabled.

Table 18-6. Current and Power Consumption - Application I

| Symbol | Min | Typ | Max ${ }^{1}$ | Unit | Parameter Description \& Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {VDDİ }}$ |  | 19 | 28 | mA | Total 2.5 V digital I/O supply current |
| $\mathrm{I}_{\text {VDDDIg }}$ |  | 340 | 411 | mA | Total 1.5V digital core supply current |
| $\mathrm{I}_{\text {VDDPLL33 }}+\mathrm{I}_{\text {TXVDD }}$ <br> $+\mathrm{I}_{\text {VDDREC33 }}$ + lveffp |  | 109 | 122 | mA | Total analog 3.3V supply current |
| $I_{\text {VDDPLL15 }}{ }^{+}$ $I_{\text {VDDREC15 }}$ |  | 41 | 51 | mA | Total analog 1.5 V supply current |
| $\mathrm{P}_{\mathrm{D}}$ |  | 980 | 1166 | mW | Total power dissipation |

Operating Conditions, VDDPLL33/TXVDD/VDDREC33/VREFP = 3.3V, VDDIO = 2.5V, VDDDIG/VDDPLL15/VDDREC15 = $1.50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 1000 \mathrm{BASE}-\mathrm{T}$ GMII 64 Byte Random data, 4 LED's, CLK125out enabled.

Table 18-7. Current and Power Consumption - Application II

| Symbol | Min | Typ | Max ${ }^{1}$ | Unit | Parameter Description \& Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IVDDIo |  | 34 | 43 | mA | Total 2.5 V digital I/O supply current |
| $\mathrm{I}_{\text {VDDDIG }}$ |  | 340 | 411 | mA | Total 1.5 V digital core supply current |
| $I_{\text {VDDPLL }}+I_{\text {TXVDD }}{ }^{+}$ $l_{\text {vddrec33 }}{ }^{+}$ lvREFP |  | 116 | 131 | mA | Total analog 3.3V supply current |
| $I_{\text {VDDPLL15 }}{ }^{+}$ <br> IVDDREC15 |  | 41 | 51 | mA | Total analog 1.5 V supply current |
| $\mathrm{P}_{\mathrm{D} \text { (VDDIO) }}$ |  | 1039 | 1233 | mW | Total digital I/O power dissipation |

Operating Conditions, VDDPLL33/TXVDD/VDDREC33/VREFP/VDDIO = 3.3V, VDDDIG/VDDPLL15/VDDREC15 = 1.5V, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, 1000BASE-T GMII 64 Byte Random data, No LED's, CLK125out disabled.

Table 18-8. Current and Power Consumption - Application III

| Symbol | Min | Typ | Max ${ }^{1}$ | Unit | Parameter Description \& Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IVDDIo |  | 25 | 30 | mA | Total 3.3 V digital I/O supply current |
| $\mathrm{I}_{\text {VDDDIG }}$ |  | 340 | 411 | mA | Total 1.5 V digital core supply current |
| $\begin{gathered} \mathrm{I}_{\mathrm{VDDPLL}}+\mathrm{I}_{\text {TXVDD }}{ }^{+} \\ \mathrm{I}_{\text {VDDREC33 }}{ }^{+} \\ \mathrm{I}_{\text {VREFP }} \end{gathered}$ |  | 109 | 122 | mA | Total analog 3.3V supply current |
| ${ }^{\text {VDDPLL15 }}{ }^{+}$ $I_{\text {VDDREC15 }}$ |  | 41 | 51 | mA | Total analog 1.5 V supply current |
| $\mathrm{P}_{\mathrm{D} \text { (VDDIO) }}$ |  | 1014 | 1195 | mW | Total power dissipation |

[^36]Operating Conditions, VDDPLL33/TXVDD/VDDREC33/VREFP/VDDIO = 3.3V, VDDDIG/VDDPLL15/VDDREC15 = 1.5V, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, 1000BASE-T GMII 64 Byte Random data, 4 LED's, CLK125 enabled.

Table 18-9. Current and Power Consumption - Application IV

| Symbol | Min | Typ | Max ${ }^{1}$ | Unit | Parameter Description \& Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IVdDIo |  | 50 | 62 | mA | Total 3.3 V digital $\mathrm{I} / \mathrm{O}$ supply current |
| $\mathrm{I}_{\text {VDDDIG }}$ |  | 340 | 411 | mA | Total 1.5 V digital core supply current |
| $I_{\text {VDDPLL }}{ }^{+} I_{\text {TXVDD }}+$ $I_{\text {Vddrec33 }}{ }^{+}$ lvREFP |  | 116 | 131 | mA | Total analog 3.3V supply current |
| $\mathrm{I}_{\text {VDDPLL15 }}{ }^{+}$ <br> IVDDREC15 |  | 41 | 51 | mA | Total analog 1.5 V supply current |
| $\mathrm{P}_{\mathrm{D} \text { (VDDIO) }}$ |  | 1119 | 1330 | mW | Total power dissipation |

[^37]
### 18.6 Crystal Specifications

The following component specifications should be used to select a crystal for use with the CIS8201.
Table 18-10. Crystal Specifications

| Symbol | Min | Typ | Max | Unit | Parameter Description \& Conditions |
| :---: | :---: | :---: | :---: | :---: | :--- |
| $\mathrm{F}_{\text {REF }}$ |  | 25 |  | MHz | Fundamental mode, AT-cut type, parallel resonant crystal <br> reference frequency. |
| $\mathrm{F}_{\text {STABILITY }}$ | -50 |  | +50 | ppm | Fundamental mode, AT-cut type, parallel resonant crystal <br> frequency stability. |
| $\mathrm{F}_{\text {OFFSET }}$ | -30 |  | +30 | ppm | Fundamental mode, AT-cut type, parallel resonant crystal <br> frequency offset. |
| $\mathrm{C}_{\mathrm{L}}$ | 18 |  | 20 | pF | Crystal load capacitance. |
| $\mathrm{C}_{\text {L-EXT }}$ |  | 33 | pF | Crystal external load capacitors. |  |
| ESR |  | 10 | 30 | $\Omega$ | Equivalent Series Resistance of crystal. |
| $\mathrm{P}_{\mathrm{D}}$ |  |  | 0.5 | mW | Crystal drive level. |

A suitable crystal for use with the CIS8201 is:

- Fox Electronics, HC49S 250F-20.


### 18.7 Regulator Specifications

The following component specifications should be used to select a regulator FET device for use with the CIS8201.
Table 18-11. Regulator Specifications

| Symbol | Min | Typ | Max | Unit | Parameter Description \& Conditions |
| :---: | :--- | :---: | :---: | :---: | :--- |
| $\mathrm{V}_{\mathrm{T}}$ |  |  | 1 | V | Threshold voltage. |

A suitable regulator FET device for use with the CIS8201 is:

- Fairchild FDT439N.

See Figure 10-3: "Power Supply Connections for a 3.3 V I/O Application with a Single 3.3 V Supply and Optional Fixed 1.5 V Regulator" for more information.

## 19 DC Specifications ( $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}$ )

### 19.1 Digital Pins

Table 19-1. Digital Pins Specifications

| Symbol | Min | Typ | Max | Unit | Parameter Description \& Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}(3.3)}$ | 2.4 |  | VDDIO + 0.3 | V | High Level OUtput High Voltage $\mathrm{VDDIO}=\mathrm{min}, \mathrm{I}_{\mathrm{OH}}=-1.5 \mathrm{~mA}$, for $\mathrm{VDDIO}_{(\mathrm{nom})}=3.3 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{OH}(2.5)}$ | 2.0 |  | VDDIO + 0.3 | V | High Level OUtput High Voltage <br> $\mathrm{VDDIO}=\mathrm{min}, \mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$, for $\mathrm{VDDIO}_{(\mathrm{nom})}=2.5 \mathrm{~V}$ |
| $\mathrm{V}_{\text {OL }}$ | GND |  | 0.5 | V | Output Low Level Output Voltage |
| $\mathrm{V}_{\mathrm{IH}(3.3)}$ | 2.0 |  |  | V | High Level Input Voltage, for $\mathrm{VDDIO}_{(\text {(nom })}=3.3 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{IH}(2.5)}$ | 1.7 |  |  | V | High Level Input Voltage, for $\mathrm{VDDIO}_{(\text {(nom })}=2.5 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{IL}(3.3)}$ |  |  | 0.8 | V | Low Level Input Voltage, for $\mathrm{VDDIO}_{(\text {(nom })}=3.3 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{IL}(2.5)}$ |  |  | 0.7 | V | Low Level Input Voltage, for $\mathrm{VDDIO}_{(\text {(nom })}=2.5 \mathrm{~V}$ |
| $I_{\text {Leak }}$ | -10 |  | 10 | $\mu \mathrm{A}$ | Input Leakage Current |
| $\mathrm{V}_{\text {OLeak }}$ | -10 |  | 10 | $\mu \mathrm{A}$ | Output Leakage Current. |

### 19.2 Twisted Pair Interface Pins

Table 19-2. TPI Transmitter DC Specifications

| Symbol | Min | Typ | Max | Unit | Parameter Description \& Conditions |
| :---: | :---: | :---: | :---: | :---: | :--- |
| V <br> OUT-DIFF <br> TX-10M | 2.2 |  | 2.8 | V | 10 Mb differential peak transmit output voltage. |
| V OUT-DIFF <br> TX-100M | .95 |  | 1.05 | V | 100 Mb differential peak transmit output voltage at nominal <br> supply. |
| V OUT-DIFF <br> TX-1000M | .95 |  | 1.09 | V | 1000 Mb differential peak transmit output voltage at nominal <br> supply. |

## 20 AC Timing Specifications

### 20.1 GMII Mode Transmit Timing (1000BASE-T)

For GMII mode, the following specifications are valid only when the I/O power supply (VDDIO) is $3.0-3.6 \mathrm{~V}$, and the MAC I/F selection bits have been set to GMII mode. See MII Register 23 for more information.

Table 20-1. GMII Mode Transmit AC Timing Specifications (1000BASE-T)

| Symbol | Min | Typ | Max | Unit | Parameter Description \& Conditions |
| :---: | :---: | :---: | :---: | :---: | :--- |
| $\mathrm{T}_{\text {GTX_CLK-Period }}$ |  | 8.0 |  | ns | GTX_CLK clock period. |
| $\mathrm{F}_{\text {TOL-GTX_CLK }}$ | -100 |  | +100 | ppm | GTX_CLK frequency offset tolerance. |
| $\mathrm{T}_{\text {GTX_CLK-High }}$ | 2.5 |  |  | ns | GTX_CLK minimum pulse width high. |
| $\mathrm{T}_{\text {GTX_CLK-Low }}$ | 2.5 |  |  | ns | GTX_CLK minimum pulse width low. |
| $\mathrm{T}_{\text {GTX_CLK-Setup }}$ | $2.5^{1}$ |  |  | ns | GMII data TXD[7:0], TX_ER, TX_EN setup time. |
| $\mathrm{T}_{\text {GTX_CLK-Hold }}$ | $0.5^{2}$ |  | ns | GMII data TXD[7:0], TX_ER, TX_EN hold time. |  |
| $\mathrm{t}_{\mathrm{R}}$ |  |  | 1.0 | ns | GTX_CLK clock rise time, measured from 0.7 V to <br> $1.9 V$. |
| $\mathrm{t}_{\text {F }}$ |  |  | 1.0 | ns | GTX_CLK clock fall time, measured from 0.7V to 1.9V. |

[^38]

Figure 20-1. GMII Transmit AC Timing in 1000BASE-T Mode

### 20.2 GMII Mode Receive Timing (1000BASE-T)

For GMII mode, the following specifications are valid only when the I/O power supply (VDDIO) is $3.0-3.6 \mathrm{~V}$, and the MAC I/F selection bits have been set to GMII mode. See MII Register 23 for more information.

Table 20-2. GMII Mode Receive AC Timing Specifications (1000BASE-T)

| Symbol | Min | Typ | Max | Unit | Parameter Description \& Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TRX_CLK-Period |  | 8.0 |  | ns | RX_CLK clock period. |
| $\mathrm{F}_{\text {TOL-RX_CLK }}$ | -100 |  | +100 | ppm | RX_CLK frequency offset tolerance. |
| TRX_CLK-High | 2.5 |  |  | ns | RX_CLK minimum pulse width high. |
| TRX_CLK-Low | 2.5 |  |  | ns | RX_CLK minimum pulse width low. |
| TRX_CLK-Setup | $1.75{ }^{1}$ |  |  | ns | RXD[7:0], RX_DV, RX_ER setup time to RX_CLK |
| T $\mathrm{RX}^{\text {_CLK-Hold }}$ | 0.5 |  |  | ns | RXD[7:0], RX_DV, RX_ER hold time to RX_CLK |
| $t_{R}$ |  |  | 1.0 | ns | RX_CLK clock rise time, measured from 0.7 V to 1.9 V . |
| $t_{F}$ |  |  | 1.0 | ns | RX_CLK clock fall time, measured from 0.7 V to 1.9 V . |

${ }^{1}$ This does not comply with the minimum setup time requirement of 2.5 ns as specified in the IEEE802.3 GMII AC timing specifications.


Figure 20-2. GMII Receive AC Timing in 1000BASE-T Mode

### 20.3 MII Transmit Timing (100Mb/s)

The following specifications are valid only when the I/O power supply (VDDIO) is 3.0-3.6V, and the MAC I/F selection bits have been set to GMII/MII mode. See MII Register 23 for more information.

Table 20-3. MII Transmit AC Timing Specifications (100Mb/s)

| Symbol | Min | Typ | Max | Unit | Parameter Description \& Conditions |
| :---: | :---: | :---: | :---: | :---: | :--- |
| $\mathrm{T}_{\text {TX_CLK-Delay }}$ | 0 |  | 25 | ns | Delay from TX_CLK to TXD[3:0], TX_EN, TX_ER. |
| $\mathrm{T}_{\text {TX_CLK-Duty }}$ | 35 |  | 65 | $\%$ | TX_CLK duty cycle. |



Figure 20-3. MII Transmit AC Timing (100Mb/s)

### 20.4 MII Receive Timing (100Mb/s)

The following specifications are valid only when the I/O power supply (VDDIO) is $3.0-3.6 \mathrm{~V}$, and the MAC I/F selection bits have been set to GMII/MII mode. See MII Register 23 for more information.

Table 20-4. MII Receive AC Timing Specifications (100Mb/s)

| Symbol | Min | Typ | Max | Unit | Parameter Description \& Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $T_{R X \_C L K-S e t u p ~}$ | 10 |  |  | $n s$ | $R X D[3: 0], R X \_D V, R X \_E R$ setup time to TX_CLK. |
| $T_{R X \_C L K-H o l d ~}$ | 10 |  |  | $n s$ | $R X D[3: 0], R X \_D V, R X \_E R$ hold time to RX_CLK. |



Figure 20-4. MII Receive AC Timing (100Mb/s)

### 20.5 100BASE-TX Transmit Packet Deassertion Timing

The following specifications are valid only when the I/O power supply (VDDIO) is 3.0-3.6V, and the MAC I/F selection bits have been set to GMII/MII mode. See MII Register 23 for more information.

Table 20-5. 100BASE-TX Transmit Packet Deassertion AC Timing Specifications

| Symbol | Min | Typ | Max | Unit | Parameter Description \& Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| T TPI_A-Delay |  | 11 |  | bits | TX_CLK to TPI transmit channel "A" idling time. ${ }^{1}$ |

${ }^{1}$ For symbol mode, because TX_EN has no meaning, deassertion is measured from the first rising edge of TX_CLK occurring after the deassertion of a data nibble on the transmit MII to the last bit (LSB) of that nibble when it deasserts on the wire. 1 bit time $=10 \mathrm{~ns} \mathrm{in} 100 \mathrm{Mb} / \mathrm{s}$ mode.


Figure 20-5. 100BASE-TX Transmit Packet Deassertion AC Timing

### 20.6 100BASE-TX Transmit Timing ( $\mathrm{t}_{\mathrm{R} / \mathrm{F}}$ \& Jitter)

The following specifications are valid only when the I/O power supply (VDDIO) is 3.0-3.6V, and the MAC I/F selection bits have been set to GMII/MII mode. See MII Register 23 for more information.

Table 20-6. 100BASE-TX Transmit AC Timing Specifications ( $\mathrm{t}_{\mathrm{R} / \mathrm{F}}$ \& Jitter)

| Symbol | Min | Typ | Max | Unit | Parameter Description \& Conditions |
| :---: | :---: | :---: | :---: | :---: | :--- |
| $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}$ | 3 | 4 | 5 | ns | TPI transmit channel "A" rise and fall times taken at <br> $10 \%$ and $90 \%$ of the +1 or -1 amplitude. |
| $\mathrm{t}_{\text {Mismatch }}$ |  | 500 |  | ps | Difference between the maximum and minimum of all <br> rise and fall times of TPI transmit channel "A". |
| $J_{\text {TPI_A }}$ |  |  | 1.4 | ns | TPI transmit channel "A" jitter. |



Figure 20-6. 100BASE-TX Transmit AC Timing ( $\mathrm{t}_{\mathrm{R} / \mathrm{F}}$ \& Jitter)

### 20.7 100BASE-TX Receive Packet Latency Timing

The following specifications are valid only when the I/O power supply (VDDIO) is $3.0-3.6 \mathrm{~V}$, and the MAC I/F selection bits have been set to GMII/MII mode. See MII Register 23 for more information.

Table 20-7. 100BASE-TX Receive Packet Latency AC Timing Specifications

| Symbol | Min | Typ | Max | Unit | Parameter Description \& Conditions |
| :---: | :--- | :---: | :---: | :---: | :--- |
| $\mathrm{T}_{\text {CRS_ON-Delay }}{ }^{1}$ |  | 19 |  | bits $^{2}$ | Carrier Sense ON delay. |
| $\mathrm{T}_{\text {RXD-Delay }}$ |  | 24 |  | bits | Receive data latency. |

${ }^{1}$ In 100BASE-TX half-duplex mode using RGMII interface, the total PHY latency (MDI to CRS) is between 65 to 68 bit times. The collision domain of a particular worst case scenario where two DTEs are linked to each other via two Class 11 repeaters ( 3 hops), is measured to be 305 m , which exceeds the 205 m diameter requirement specified in the IEEE 802.3 standard; therefore this issue is not likely to have an impact in 100BASE-T half-duplex mode when using the RGMII interface.
21 bit time $=10 \mathrm{~ns}$ in $100 \mathrm{Mb} / \mathrm{s}$ mode .


Figure 20-7. 100BASE-TX Receive Packet Latency AC Timing

### 20.8 100BASE-TX Receive Packet Deassertion Timing

The following specifications are valid only when the I/O power supply (VDDIO) is $3.0-3.6 \mathrm{~V}$, and the MAC I/F selection bits have been set to GMII/MII mode. See MII Register 23 for more information.

Table 20-8. 100BASE-TX Receive Packet Deassertion AC Timing Specifications

| Symbol | Min | Typ | Max | Unit | Parameter Description \& Conditions |
| :---: | :---: | :---: | :---: | :---: | :--- |
| $\mathrm{T}_{\text {CRS_OFF-Delay }}$ |  | 23 |  | bits $^{1}$ | Carrier Sense OFF delay. |

11 bit time $=10 \mathrm{~ns}$ in $100 \mathrm{Mb} / \mathrm{s}$ mode.


Figure 20-8. 100BASE-TX Receive Packet Deassertion AC Timing

### 20.9 RGMII/RTBI Mode Timing ${ }^{1,2}$

The CIS8201 is a RGMII-ID ${ }^{3}$ device, i.e. it provides the user an option to operate with or without an internal delay on the RXC and TXC clocks. The internal delays on the RXC and TXC clocks can be turned on by setting MII Register bit 23.8. This mode of operation is called "RGMII-compensated mode". The default mode of operation is "RGMII-uncompensated mode".

### 20.9.1 RGMII/RTBI-Uncompensated Mode Timing

For RGMII/RTBI-uncompensated mode, the following specifications are valid only when the I/O power supply (VDDIO) is 2.5 V , $\pm 5 \%$, per the RGMII specification, the MAC I/F selection bits have been set to RGMII mode and MII Register bit 23.8 is set to 0 . See MII Register 23 and the RGMII specification for more information. All timing specifications are referenced to a switching threshold of 1.25 V (i.e., $50 \%$ of $\mathrm{VDDIO}=2.5 \mathrm{~V}$ ).

Table 20-9A. RGMII/RTBI-Uncompensated Mode AC Timing Specifications

| Symbol | Min | Typ | Max | Unit | Parameter Description \& Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\text {skew }}{ }^{\text {T }}$ | -500 | 0 | 500 | ps | Data to clock output skew (at PHY) - uncompensated mode. |
| $\mathrm{T}_{\text {skew }} \mathrm{R}$ | 1.0 | 1.8 | 2.6 | ns | Data to clock input skew (at PHY) - uncompensated mode. ${ }^{1}$ |
| $\mathrm{T}_{\mathrm{CYC}}$ | 7.2 | 8.0 | 8.8 | ns | Clock cycle duration. ${ }^{2}$ |
| Duty_G | 45 | 50 | 55 | \% | Duty cycle for 1000BASE-T. ${ }^{3}$ |
| Duty_T | 40 | 50 | 60 | \% | Duty cycle for 10BASE-T and 100BASE-TX. ${ }^{3}$ |
| $\mathrm{T}_{\mathrm{R},} \mathrm{T}_{\mathrm{F}}$ |  |  | 0.75 | ns | Rise, fall time ( $20 \%$ to $80 \%$ ). |

${ }^{1}$ This implies that PC board design will require clocks to be routed such that an additional trace delay of greater than 1.5 ns and less than 2.0 ns will be added to the associated clock signal. This is normal operating mode (RGMII timing is not compensated). To enable RGMII timing compensation, see MII Register bit 23.8.
${ }^{2}$ For 10 Mbps and $100 \mathrm{Mbps}, \mathrm{T}_{\mathrm{CYC}}$ will scale to $400 \mathrm{~ns}( \pm 40 \mathrm{~ns})$, and $40 \mathrm{~ns}( \pm 4 \mathrm{~ns})$, respectively.
${ }^{3}$ Duty cycle may be stretched or shrunk during speed changes or while transitioning to a received packet's clock domain, as long as the minimum duty cycle is not violated, and stretching occurs for no more than three $\mathrm{T}_{\mathrm{CYC}}$ of the lowest speed transitioned between.

[^39]Figure 20-9A diagrams RGMII/RTBI timing and multiplexing in uncompensated mode.


Figure 20-9A. RGMII/RTBI Uncompensated AC Timing and Multiplexing
The RGMII specification (v1.3) defines that the clock and data are coincident at the source, i.e. the TXC/TXD are coincident coming out of the MAC and the RXC/RXD are coincident coming out of the PHY.

Therefore, to meet this timing specification, a 1.5 ns delay to the TXC and RXC signals is typically added on the PC board using a long "trombone shaped" trace.

### 20.9.2 RGMII/RTBI-Compensated Mode Timing

While the CIS8201's default RGMII operation mode conforms to the RGMII v1.3 specification, the device also includes an optional mode of operation where the addition of the delay on RXC and TXC is handled internally to the CIS8201. This operation mode can be enabled by setting MII Register bit 23.8

For RGMII/RTBI-compensated mode, the following specifications are valid only when the I/O power supply (VDDIO) is 2.5 V , $\pm 5 \%$, per the RGMII specification, the MAC I/F selection bits have been set to RGMII mode and MII Register bit 23.8 is set to 1 . See MII Register 23 and the RGMII specification for more information. All timing specifications are referenced to a switching threshold of 1.25 V (i.e., $50 \%$ of $\mathrm{VDDIO}=2.5 \mathrm{~V}$ ).

Table 20-9B. RGMII/RTBI-Compensated Mode AC Timing Specifications

| Symbol | Min | Typ | Max | Unit | Parameter Description \& Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\text {skew }} \mathrm{R}$ | -500 | 0 | +500 | ps | Data to clock input skew (at PHY) - compensated mode. |
| $\mathrm{T}_{\text {setup }}{ }^{\text {T }}$ | 1.5 | 2.0 |  | ns | Data to clock output Setup (at PHY) ${ }^{1}$ |
| $\mathrm{T}_{\text {hold }}{ }^{\text {T }}$ | 1.5 | 2.0 |  | ns | Data to clock output hold (at PHY) ${ }^{1}$ |
| $\mathrm{T}_{\mathrm{CYC}}$ | 7.2 | 8.0 | 8.8 | ns | Clock cycle duration. ${ }^{2}$ |
| Duty_G | 45 | 50 | 55 | \% | Duty cycle for 1000BASE-T. ${ }^{3}$ |
| Duty_T | 40 | 50 | 60 | \% | Duty cycle for 10BASE-T and 100BASE-TX. ${ }^{3}$ |
| $\mathrm{T}_{\mathrm{R},} \mathrm{T}_{\mathrm{F}}$ |  |  | 0.75 | ns | Rise, fall time ( $20 \%$ to $80 \%$ ). |

${ }^{1}$ RGMII-ID mode - a 2 ns delay is added to the TXC and RXC signals inside the PHY.
${ }^{2}$ For 10 Mbps and $100 \mathrm{Mbps}, \mathrm{T}_{\mathrm{CYC}}$ will scale to 400 ns ( $\pm 40 \mathrm{~ns}$ ), and $40 \mathrm{~ns}( \pm 4 \mathrm{~ns})$, respectively.
${ }^{3}$ Duty cycle may be stretched or shrunk during speed changes or while transitioning to a received packet's clock domain, as long as the minimum duty cycle is not violated, and stretching occurs for no more than three $\mathrm{T}_{\mathrm{CYC}}$ of the lowest speed transitioned between.


Figure 20-9B. RGMII/RTBI Compensated AC Timing and Multiplexing
TXC is internally delayed by $\sim 1.8 \mathrm{~ns}$.
RXC is delayed internally by $\sim 2 n s$.

Since no "trombone shaped" trace is required with this approach, the advantages of this compensated timing over RGMII v1.2a include:

- Simplified board design
- More compact routes; less board area
- Lower EMI emissions
- Greater distance possible between the MAC and PHY
- Improved signal integrity for a given distance between the MAC and PHY.


### 20.10 TBI Mode Transmit Timing

For TBI mode, the following specifications are valid only when the I/O power supply (VDDIO) is $3.0-3.6 \mathrm{~V}$, and the MAC I/F selection bits have been set to TBI mode. See MII Register 23 for more information.

Table 20-10. TBI Mode Transmit AC Timing Specifications

| Symbol | Min | Typ | Max | Unit | Parameter Description \& Conditions |
| :---: | :---: | :---: | :---: | :---: | :--- |
| $\mathrm{T}_{\text {PMA_TX_CLK }}$ | $8.0-100 \mathrm{ppm}$ | 8.0 | $8.0+100 \mathrm{ppm}$ | ns | PMA transmit clock period |
| $\mathrm{T}_{\text {SETUP }}$ | 2 |  |  | ns | Transmit data setup time to rising edge of <br> PMA_TX_CLK. |
| $\mathrm{T}_{\text {HOLD }}$ | 1 |  |  | ns | Transmit data hold time to rising edge of <br> PMA_TX_CLK. |
| $\mathrm{T}_{\text {DUTY }}$ | 40 |  | 60 | $\%$ | PMA_TX_CLK duty cycle. |
| $\mathrm{t}_{R}$ | 0.7 |  | 2.4 | ns | Clock rise time (0.8V to 2.0 V$).$ |
| $\mathrm{t}_{\mathrm{F}}$ | 0.7 |  | 2.4 | ns | Clock fall time $(2.0 \mathrm{~V}$ to 0.8 V$)$. |
| $\mathrm{t}_{R}$ | 0.7 |  |  | ns | Data rise time $(0.8 \mathrm{~V}$ to 2.0 V$)$. |
| $\mathrm{t}_{\mathrm{F}}$ | 0.7 |  | ns | Data fall time $(2.0 \mathrm{~V}$ to 0.8 V$)$. |  |



Figure 20-10. TBI Transmit AC Timing

### 20.11 TBI Mode Receive Timing

For TBI mode, the following specifications are valid only when the I/O power supply (VDDIO) is $3.0-3.6 \mathrm{~V}$, and the MAC I/F selection bits have been set to TBI mode. See MII Register 23 for more information.

Table 20-11. TBI Mode Receive AC Timing Specifications

| Symbol | Min | Typ | Max | Unit | Parameter Description \& Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TPMA_RX_CLK |  | 62.5 |  | MHz | PMA receive clock frequency (PMA_RX_CLK1 and PMA_RX_CLKO). |
| $\mathrm{T}_{\text {DRIFT }}$ | 0.2 |  |  | $\mu \mathrm{s} / \mathrm{MHz}$ | PMA_RX_CLK drift rate. ${ }^{1}$ |
| $\mathrm{T}_{\mathrm{A}-\mathrm{B}}$ | 7.5 |  | 8.5 | ns | PMA_RX_CLK skew. |
| $\mathrm{T}_{\text {SETUP }}$ | 2.5 |  |  | ns | Receive data setup time to rising edge of PMA_RX_CLK. |
| THOLD | 1.5 |  |  | ns | Receive data hold time to rising edge of PMA_RX_CLK. |
| $\mathrm{T}_{\text {DUTY }}$ | 40 |  | 60 | \% | PMA_RX_CLK duty cycle. |
| $\mathrm{t}_{\mathrm{R}}$ | 0.7 |  | 2.4 | ns | Clock rise time ( 0.8 V to 2.0 V ). |
| $\mathrm{t}_{\mathrm{F}}$ | 0.7 |  | 2.4 | ns | Clock fall time ( 2.0 V to 0.8 V ). |
| $t_{R}$ | 0.7 |  |  | ns | Data rise time ( 0.8 V to 2.0 V ). |
| $\mathrm{t}_{\mathrm{F}}$ | 0.7 |  |  | ns | Data fall time ( 2.0 V to 0.8 V ). |

${ }^{1}$ The drift rate is the (minimum) time for PMA_RX_CLK to drift from 63.5 MHz to 64.5 MHz or 60 MHz to 59 MHz from the PMA_RX_CLK lock value. It is applicable under all input signal conditions (except during code-group alignment), provided that the receiver clock recovery unit was previously locked to PMA_TX_CLK or to a valid input signal.

The following figure diagrams TBI receive $A C$ timing.


Figure 20-11. TBI Receive AC Timing

### 20.12 Auto-Negotiation Fast Link Pulse (FLP) Timing

The following specifications represent both transmit and receive timings. They are valid only when the I/O power supply (VDDIO) is at either $3.0-3.6 \mathrm{~V}$, or $2.5 \mathrm{~V}, \pm 5 \%$. See MII Register 23 for more information.

Table 20-12. Auto-Negotiation FLP AC Timing Specifications

| Symbol | Min | Typ | Max | Unit | Parameter Description \& Conditions |
| :---: | :---: | :---: | :---: | :---: | :--- |
| $\mathrm{T}_{\text {CLK-Period }}$ | 14 | 121 | 139 | $\mu \mathrm{~s}$ | Clock pulse to clock pulse period. |
| $\mathrm{T}_{\text {CLK/DATA }}$ |  | 100 |  | ns | Clock/Data pulse width. |
| $\mathrm{T}_{\text {CLK/DATA-Period }}$ |  | 62.5 |  | $\mu \mathrm{~s}$ | Clock pulse to data pulse period (Data $=1$ 1). |
| $\mathrm{T}_{\text {BURST-Period }}$ | 8 |  | 24 | ms | FLP burst to FLP burst period. |
| $\mathrm{T}_{\text {BURST }}$ |  | 11 |  | ms | FLP burst width. |
| $\mathrm{n}_{\text {BURST }}$ | 17 |  | 33 | $\#$ | Number of pulses in an FLP burst. |



Figure 20-12. Auto-Negotiation FLP AC Timing

### 20.13 JTAG Timing

The following specifications are valid only when the I/O power supply (VDDIO) is at either $3.0-3.6 \mathrm{~V}$, or 2.5 V , $\pm 5 \%$. See MII Register 23 for more information.

Table 20-13. JTAG Interface AC Timing Specifications

| Symbol | Min | Typ | Max | Unit | Parameter Description \& Conditions |
| :---: | :---: | :---: | :---: | :---: | :--- |
| $\mathrm{T}_{\text {TCK-Period }}$ | 100 |  |  | ns | TCK period. |
| $\mathrm{T}_{\text {TCK-High }}$ | 45 |  |  | ns | TCK minimum pulse width high. |
| $\mathrm{T}_{\text {TCK-Low }}$ | 45 |  |  | ns | TCK minimum pulse width low. |
| $\mathrm{T}_{\text {TDI/TMS-Setup }}$ | 10 |  |  | ns | (TMS or TDI) to TCK setup time. |
| $\mathrm{T}_{\text {TDI/TMS-Hold }}$ | 10 |  |  | ns | (TMS or TDI) to TCK hold time. |
| $\mathrm{T}_{\text {TDO-Delay }}$ | 0 |  | 15 | ns | TDO delay from TCK. |



Figure 20-13. JTAG Interface AC Timing

### 20.14 SMI Timing

The following specifications are valid only when the I/O power supply (VDDIO) is at either $3.0-3.6 \mathrm{~V}$, or $2.5 \mathrm{~V}, \pm 5 \%$. See MII Register 23 for more information.

Table 20-14. SMI AC Timing Specifications

| Symbol | Min | Typ | Max | Unit | Parameter Description \& Conditions |
| :---: | :---: | :---: | :---: | :---: | :--- |
| $\mathrm{F}_{\text {MDC }}$ |  | 2.5 | 12.5 | MHz | MDC clock frequency. |
| $\mathrm{T}_{\text {MDIO-Setup }}$ | 10 |  |  | ns | MDIO to MDC setup time when sourced by Station <br> Manager. |
| $\mathrm{T}_{\text {MDIO-Hold }}$ | 10 |  | ns | MDIO to MDC hold time when sourced by Station <br> Manager. |  |
| $\mathrm{T}_{\text {MDIO-Delay }}$ |  | 10 |  | ns | MDC to MDIO delay time from CIS8201. <br> Delay will depend on value of external pull-up resistor <br> on MDIO pin. |



Figure 20-14. SMI AC Timing

### 20.15 MDINT\# Timing

The following specifications are valid only when the I/O power supply (VDDIO) is at either $3.0-3.6 \mathrm{~V}$, or 2.5 V , $\pm 5 \%$. See MII Register 23 for more information.

Table 20-15. MDINT\# AC Timing Specifications

| Symbol | Min | Typ | Max | Unit | Parameter Description \& Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{F}$ |  |  | 110 | ns | MDINT\# fall time, assuming a 2.2k $\Omega$ external pull-up <br> resistor and a 50pF total capacitive load. |

### 20.16 Power-Down and Reset Timing

The following specifications are valid only when the I/O power supply (VDDIO) is at either $3.0-3.6 \mathrm{~V}$, or $2.5 \mathrm{~V}, \pm 5 \%$. See MII Register 23 for more information.

Table 20-16. Power-Down and Reset AC Timing Specifications

| Symbol | Min | Typ | Max | Unit | Parameter Description \& Conditions |
| :---: | :---: | :---: | :---: | :---: | :--- |
| $T_{\text {SUPPLY-Stable }}$ | 10 |  |  | ms | Required supply stabilization time before RST\# is <br> deasserted. |
| $\mathrm{T}_{\text {PWDN-Deassert }}$ | 10 |  | ms | Required PWDN\# deassertion time before RST\# is <br> deasserted. |  |
| $\mathrm{T}_{\text {RESET }}$ | 100 |  | ns | RST\# assertion time. |  |
| $\mathrm{T}_{\text {PLL_LOCK }}$ |  |  | 50 | $\mu \mathrm{~s}$ | PLL lock time. |
| $\mathrm{T}_{\text {PWDN }}$ | 1 |  | $\mu \mathrm{~s}$ | PWDN\# assertion time. |  |



Figure 20-16. Power-Down and Reset AC Timing

### 20.17 REFCLK Timing

The following specifications are valid only when the I/O power supply (VDDIO) is at either $3.0-3.6 \mathrm{~V}$, or 2.5 V , $\pm 5 \%$. See MII Register 23 for more information.

Table 20-17. REFCLK AC Timing Specifications

| Symbol | Min | Typ | Max | Unit | Parameter Description \& Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\text {REFCLK25 }}$ |  | 40 |  | ns | Reference clock period, PLLMODE $=0(25 \mathrm{MHz}$ reference). |
| $\mathrm{T}_{\text {REFCLK125 }}$ |  | 8 |  | ns | Reference clock period, PLLMODE $=1(125 \mathrm{MHz}$ reference). |
| $\mathrm{F}_{\text {STABILITY }}$ | -100 |  | +100 | ppm | Reference clock frequency stability ( $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ ). |
| $\mathrm{T}_{\text {DUTY }}$ | 40 |  | 60 | \% | REFCLK duty cycle in both 25 MHz and 125 MHz modes. |
| $J_{\text {REFCLK25, }}$ <br> JREFCLK125 |  |  | 100 | ps | Total jitter of 25 MHz or 125 MHz reference clock (peak-to-peak). |
| $t_{\text {R/F (REFCLK25) }}$ |  |  | 4 | ns | Reference clock rise time, 25 MHz mode ( $20 \%$ to 80\%). |
| $\mathrm{t}_{\mathrm{R} / \mathrm{F}}$ (REFCLK125) |  |  | 1 | ns | Reference clock rise time, 125 MHz mode ( $20 \%$ to 80\%). |



Figure 20-17. REFCLK AC Timing

### 20.18 CLK125 Timing

The following specifications are valid only when the I/O power supply (VDDIO) is at either $3.0-3.6 \mathrm{~V}$, or $2.5 \mathrm{~V}, \pm 5 \%$. See MII Register 23 for more information.

Table 20-18. CLK125 AC Timing Specifications

| Symbol | Min | Typ | Max | Unit | Parameter Description \& Conditions |
| :---: | :---: | :---: | :---: | :---: | :--- |
| $\mathrm{T}_{\text {CLK125 }}$ |  | 8 |  | ns | Output clock period. |
| $\mathrm{F}_{\text {STABILITY }}$ | -100 |  | +100 | ppm | Output clock frequency stability $\left(0^{\circ} \mathrm{C}\right.$ to $\left.70^{\circ} \mathrm{C}\right)$. |
| $\mathrm{T}_{\text {DUTY }}$ | 40 |  | 60 | $\%$ | Output clock duty cycle. |
| $\mathrm{J}_{\text {CLK125 }}$ |  | 200 |  | ps | Total jitter of output clock (peak-to-peak). |
| $\mathrm{t}_{\text {R/F (CLK125) }}$ |  |  | 1 | ns | Output clock rise time (20\% to 80\%). |



Figure 20-18. CLK125 AC Timing

### 20.19 Regulator Timing

The following specifications are valid only when the I/O power supply (VDDIO) is at either $3.0-3.6 \mathrm{~V}$, or 2.5 V , $\pm 5 \%$. See MII Register 23 for more information.

Table 20-19. Regulator AC Timing Specifications

| Symbol | Min | Typ | Max | Unit | Parameter Description \& Conditions |
| :---: | :---: | :---: | :---: | :---: | :--- |
| $\mathrm{T}_{\text {REG }}$ |  | 1 |  | ms | Regulator start-up time. |



Figure 20-19. Regulator AC Timing

### 20.20 Oscillator Timing

The following specifications are valid only when the I/O power supply (VDDIO) is at either $3.0-3.6 \mathrm{~V}$, or $2.5 \mathrm{~V}, \pm 5 \%$. See MII Register 23 for more information.

Table 20-20. Oscillator AC Timing Specifications

| Symbol | Min | Typ | Max | Unit | Parameter Description \& Conditions |
| :---: | :---: | :---: | :---: | :---: | :--- |
| $\mathrm{T}_{\mathrm{OsC}}$ |  | 2 |  | ms | Oscillator start-up time. |



Figure 20-20. Oscillator AC Timing

### 20.21 Isolation Timing

Isolation mode forces all MAC interface output pins (except for MDIO) to be in a high empedance state. The following specifications are valid only when the I/O power supply (VDDIO) is at either $3.0-3.6 \mathrm{~V}$, or $2.5 \mathrm{~V}, \pm 5 \%$. See MII Register 23 for more information.

Table 20-21. Isolation AC Timing Specifications

| Symbol | Min | Typ | Max | Unit | Parameter Description \& Conditions |
| :---: | :---: | :---: | :---: | :---: | :--- |
| $\mathrm{T}_{\text {ISOL-Reg }}$ |  |  | 100 | $\mu \mathrm{~s}$ | Time from the software clear of Register bit 0.10 to the <br> transition from Isolate to Normal mode. |
| $\mathrm{T}_{\text {ISOL-Reset }}$ |  |  | 500 | $\mu \mathrm{~s}$ | Time from the deassertion of a hardware or software <br> reset to the transition from Isolate to Normal mode. |

Clear Register 0.10 (return to normal operation from Isolate mode)


Figure 20-21. Isolation AC Timing

## 21 Magnetics Specifications

The following specifications are representative of an acceptable transformer for the CIS8201 twisted pair interface. Other transformers with comparable specifications should also be acceptable.

Table 21-1. Magnetics Specifications

| Symbol | Min | Typ | Max | Unit | Parameter Description \& Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| N |  | 1:1 |  | N/A | Transformer turns ratio. |
| - |  |  | $\begin{aligned} & -0.5 \\ & -1.0 \\ & -1.5 \end{aligned}$ | dB | Insertion loss: $\begin{aligned} & 1-60 \mathrm{MHz} \\ & 60-100 \mathrm{MHz} \\ & 100-125 \mathrm{MHz} \end{aligned}$ |
| - | $\begin{gathered} -16 \\ -13.5 \\ -11.5 \\ -10 \end{gathered}$ |  |  | dB | Return loss (Load 100 2 ): $\begin{array}{\|l} 1-30 \mathrm{MHz} \\ 30-40 \mathrm{MHZ} \\ 40-50 \mathrm{MHz} \\ 50-80 \mathrm{MHz} \end{array}$ |
| - |  |  | 1.5 | kV | Isolation (@60Hz, input to output $1500 \mathrm{~V}_{\text {rms }}$, 1 minute) |
| $L_{\text {PRI }}$ | 350 |  |  | $\mu \mathrm{H}$ | Primary inductance (@100KHz, 0.1V rms , 8mA DC Bias) |
| - | $\begin{aligned} & -40 \\ & -38 \\ & -33 \end{aligned}$ |  |  | dB | $\begin{array}{\|l} \text { Cross talk: } \\ 1-30 \mathrm{MHz} \\ 30-60 \mathrm{MHz} \\ 60-100 \mathrm{MHz} \end{array}$ |
| CMRR | -30 |  |  | dB | $1-100 \mathrm{MHz}$ |

Some magnetics may require an optional return-loss compensation circuit. See AN008 'Magnetics Recommendations for CIS8201 \& CIS8204 - Application Note' for additional information.

The default operation of the PHY is to power down media pairs $C$ and $D$ in 10/100BASE-T modes. Consequently when the PHY is used with integrated (magnetics + RJ-45) modules that generally have the center taps of the four coils shorted together on the primary side (PHY side), the common mode of the PHY is pulled to ground. When using integrated modules with the coils shorted together on the primary side (as shown in Figure 21-1), the following writes must be performed after PHY reset:

1. 2a30h to Register 31
2. 0010h to Register 8
3. 0000 h to Register 31

The register writes must be done in the sequence mentioned above. These writes disable the powering down of the $C$ and $D$ pairs in 10/100BASE-T modes.


Figure 21-1. Integrated Magnetics

## 22 Important Design Considerations

### 22.1 GMII Transmit and Receive

The GMII Transmit and Receive setup/hold timings do not meet the standard. If the MAC's/Switch's GMII transmit setup time is not greater than 2.5 ns , a PCB trace delay must be added to the GTXCLK signal.

If the GMII receive setup time required by the MAC is greater than 1.75 ns , a PCB trace delay must be added to the RXCLK signal.

### 22.2 Return Loss Compensation

The PHY needs an external circuit to be placed between the PHY's TPI pins and the transformer to meet the IEEE 802.3 return loss specification. This external circuit depends on the type of magnetics used. Refer to AN008 "Magnetic Recommendations for the CIS8201 \& CIS8204-Application Note" for details.

In the absence of the return loss circuit the PHY may not meet the return loss specification under the worst case TPI interface loading of $85 \Omega$. The absence of this circuit does not effect the PHY performance.

### 22.3 Shorted Center Taps on TPI Interface

A sequence of Register writes is needed at startup when using magnetics with center taps on the primary side (PHY side) shorted together. Refer to Section 21: "Magnetics Specifications" above for details.

### 22.4 Isolate Bit Considerations

Setting MII Register bit 0.10 does not isolate the GMII/MII inputs (i.e. when isolate bit is set the GMII/MII data on TX pins will be transmitted on the MDI interface if the link is up). This behavior does not comply with the IEEE 802.3 standard. To isolate the

GMII/MII inputs, both MII Register bits 0.11 and 0.10 must be set. It should be noted that setting bits 0.11 and 0.10 will cause the link to drop.

See Section 17.1: "Register 0 (00h) - Mode Control Register" for details.

### 22.5 Transmit Waveforms

The 1000BASE-T output waveforms of some devices may not conform to the linearity requirements of the IEEE 802.3 standard (Section 40.6.1.2.1). Although devices have been measured to pass in typical operating environments, this parameter is not guaranteed over worst case operating conditions. This has no impact on performance or inter-operability of the PHY.

See Section 9.7: "Twisted Pair Interface Pins (TPI)" for details.

### 22.6 CRS Latency

In 100BASE-TX half-duplex mode using RGMII interface, the total PHY latency (MDI to CRS) is between 65 to 68 bit times. The collision domain of a particular worst case scenario where two DTEs are linked to each other via two Class 11 repeaters (3 hops), is measured to be 305 m , which exceeds the 205m diameter requirement specified in the IEEE 802.3 standard; therefore this issue is not likely to have an impact in 100BASE-T half-duplex mode when using the RGMII interface.

See Section 20.7: "100BASE-TX Receive Packet Latency Timing" for details.

23128 Pin LQFP Mechanical Specification


Marking Codes: Y: Date Code Year, W: Date Code Week

| SYMBOL | 128L |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MILLIMETER |  |  | INCH |  |  |
|  | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. |
| b | 0.17 | 0.20 | 0.27 | 0.007 | 0.008 | 0.011 |
| e | 0.50 BSC. |  |  | 0.020 BSC. |  |  |
| D2 | 18.50 |  |  | 0.728 |  |  |
| E2 | 12.50 |  |  | 0.492 |  |  |
| TOLERANCES OF FORM AND POSITION |  |  |  |  |  |  |
| aaa | 0.20 |  |  | 0.008 |  |  |
| bbb | 0.20 |  |  | 0.008 |  |  |
| ccc | 0.08 |  |  | 0.003 |  |  |
| ddd | 0.08 |  |  | 0.003 |  |  |

NOTES

1. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.

ALLOWABLE PROTRUSION IS 0.25 mm PER SIDE. D1 AND E1 ARE MAXIMUN PLASTIC BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH.
2. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE MAXIMUM b DIMENSION BY MORE THAN 0.08 mm .
DAMBAR CAN NOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD IS 0.07 mm FOR 0.4 mm and 0.5 mm PITCH PACKAGES.

Figure 23-1. 128 LQFP Mechanical Specification

24 100-Ball LBGA Mechanical Specification


Figure 24-1. 100 LBGA Mechanical Specification - Page 1 of 2

(ROTATE 90')

| DIM | MIN | MAX | NOTES |
| :---: | :---: | :---: | :---: |
| A A1 | 0.29 | 1.7 0.43 | $\uparrow$ DIMENSION b IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER, PARALLEL TO DATUM PLANE $Z$. |
| A2 A3 | 0.38 REF |  | 2 DATUM $Z$ IS DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS. |
| b | $0.45$ | 0.55 | (3) PARALLELISM MEASUREMENT SHALL EXCLUDE ANY EFFECT OF MARK ON TOP SURFACE OF PACKAGE. |
| E |  |  |  |
| e |  |  |  |
| D1 |  |  |  |
| E1 |  |  |  |
|  |  |  |  |

Figure 24-2. 100 LBGA Mechanical Specification - Page 2 of 2

[^40]
## 25 Ordering Information

### 25.1 Devices

Table 25-1. Device Ordering Information

| Part Number | Container ${ }^{1}$ | Package Type | Description | Temperature Range |
| :---: | :---: | :---: | :---: | :---: |
| CIS8201-128LQA-C | Tray | $\begin{gathered} 128 \text { LQFP } \\ 14 \mathrm{~mm} \times 20 \mathrm{~mm} \\ 0.5 \mathrm{~mm} \text { pitch } \end{gathered}$ | Single Port SimpliPHY ${ }^{\text {™ }}$ CIS8201 10/100/ 1000BASE-T PHY with: GMII/MII, RGMII, TBI, RTBI interfaces | Commercial temperature range: $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| CIS8201-128LQA-C-R | Tape \& Reel | 128 LQFP $14 \mathrm{~mm} \times 20 \mathrm{~mm}$ 0.5 mm pitch | Single Port SimpliPHY ${ }^{\text {T }}$ CIS8201 10/100/ 1000BASE-T PHY with: GMII/MII, RGMII, TBI, RTBI interfaces | Commercial temperature range: $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| CIS8201-BKC | Tray | 100 LBGA <br> $11 \mathrm{~mm} \times 11 \mathrm{~mm}$ <br> 1.0 mm pitch | Single Port SimpliPHY™ CIS8201 10/100/ 1000BASE-T PHY with: GMII/MII, RGMII, TBI, RTBI interfaces | Commercial temperature range: $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| CIS8201-BKCR | Tape \& Reel | 100 LBGA $11 \mathrm{~mm} \times 11 \mathrm{~mm}$ 1.0 mm pitch | Single Port SimpliPHY™ CIS8201 10/100/ 1000BASE-T PHY with: GMII/MII, RGMII, TBI, RTBI interfaces | Commercial temperature range: $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

[^41]
### 25.2 Evaluation Systems

Table 25-2. Evaluation System Ordering Information

| Part Number | System Type | Description |
| :---: | :---: | :---: |
| CEB8201-G/T | Evaluation <br> Board | Customer Evaluation Board for CIS8201, for GMII/MII/RGMII and TBI/RTBI interface evaluation |

## 26 Product Support

### 26.1 Available Documents and Application Notes

AN001-SimpliPHY ${ }^{\text {TM }}$ CIS8201 Design Considerations for Wake-on-LAN Compliance
AN003-SimpliPHY™ CIS8201 Transformerless Ethernet Concepts and Applications
AN005-SimpliPHY ${ }^{\text {M }}$ CIS8201 PCB Design and Layout Application Note
AN008 - Magnetics Recommendations for CIS8201 \& CIS8204-Application Note
AN009 - Inter-operability Notices - Application Note
AN010-CIS8201 / RTL8201BL Dual Layout PCB Application Note
User Guides - Evaluation Kit CEB8201-G

### 26.2 Contact Information

To request device data sheets, user guides, and application notes; or to submit information for schematic or PCB layout review, please visit http://www.cicada-semi.com/products/request.htm.

## 27 Document History \& Notices

Table 27-1. Document History \& Notices

| Revision <br> Number | Date | Comments |
| :---: | :---: | :--- |
| 1.0 .0 | 11 Jul 02 | Complete and approved documentation for Silicon Revision A0. |
| 1.1 .0 | Jan 03 | Complete and approved documentation for Silicon Revision A1, A2. |
| 1.2 .0 | April 03 | Updated AC Timing Parameters ( T TRS_OFF-DELAY) in Section 20.8. <br> RGMII section rewritten for simplification, AC Timing data for skew on and off updated. <br> Updated SMI Timing in Section 20.14. <br> Added Power-Down and Reset Timing Specifications (T TUUPPLY-Stable, , TPWDN-Deassert, \& TPLL_LOcK) in <br> Section 20.16. <br> Updated REFCLK Timing in Section 20.17. <br> Updated CLK125 Timing in Section 20.18. |
| 1.2 .1 | May 03 | Added 100-ball LBGA information <br> Updated Magnetic Specifications in Section 21. <br> Updated Ordering Information in Section 25. |
| 1.2 .2 | Sep 03 | Added thermal data for LBGA package in Section 18.4 <br> Added references to AN008 'Magnetics Recommendations for CIS8201 \& CIS8204 - Appnote'' <br> Added info on shorted center taps in Section 21 <br> Updated ordering information in Section 25 <br> Integrated errata issues into the following sections: <br> "Register 0 (OOh) - Mode Control Register" on page 59. (Table footnote 1) <br> "100BASE-TX Receive Packet Latency Timing" on page 112. (Table footnote 1) <br> "Magnetics Specifications" on page 128. (Text and Figure 21-1: "Integrated Magnetics") |
| Added Section 22 "Important Design Considerations |  |  |

This specification is subject to change without notice. Cicada reserves the right to make changes to the product(s) or information contained herein in order to improve the product in any manner. No liability is assumed as the result of the use or application of any product or information contained within this or related documents. Cicada does not convey patent rights, nor those of others, from the sale or use of the products described or referenced within this document.
"SimpliPHY", "VeriPHY", and "ActiPHY" are trademarks of Cicada Semiconductor Corporation. All third-party brand and product names within this document are trademarks or registered trademarks of their respective owners.

## © Copyright 2003 by Cicada Semiconductor Corporation All Rights Reserved.


[^0]:    ${ }^{1}$ Often referred to as the "JTAG" test standard
    ${ }^{2}$ The CIS8201 RGMII interface is timing and electrically compatible with the RGMII v1.3 specification. The CIS8201 RGMII interface is timing only and not electrically compatible with the RGMII v2.0 specification.

[^1]:    ${ }^{1}$ All signal names are in all CAPITAL LETTERS

[^2]:    ${ }^{1}$ The RGMII interface is timing compatible with the v1.3 and v2.0 specifications. The RGMII interface is not electrically compatible with the v2.0 specifications as this requires HSTL voltage levels which the CIS8201 does not support.
    ${ }^{2}$ For PICMG 2.16 applications, the transformer can be removed. See PICMG 2.16 Applications Note for more information.

[^3]:    ${ }^{1}$ See TX_CLK pin description in following section.

[^4]:    ${ }^{1}$ The 1000BASE-T output waveforms of some devices may not conform to the linearity requirements of the IEEE 802.3 standard (Section 40.6.1.2.1). Although devices have been measured to pass in typical operating environments, this parameter is not guaranteed over worst case operating conditions. This has no impact on performance or inter-operability of the PHY.

[^5]:    1 In output mode during normal device operation, these pins are used as indicated above. However, in manufacturing test mode, these pins are also used as digital output pins.

[^6]:    1 VREFP supplies the analog voltage reference circuitry. Careful attention to the PCB layout for this supply pin must be observed in order to avoid any bus drops, which would cause voltage inaccuracy in the voltage reference generator. Separate traces for VREFP and VREFN to the $3.3 V$ power regulator output and ground, respectively, are recommended. VREFN is internally grounded in the LBGA package. See Applications Note "CIS8201 Design and Layout Guidelines" for more information.

[^7]:    1 "R" is typically 200 2 -300 . See CIS8201 PCB Design and Layout Guidelines for additional information.

[^8]:    ${ }^{1}$ Following the use of this instruction, the on-chip system logic may be in an indeterminate state that will persist until a system reset is applied. Therefore, the on-chip system logic may need to be reset on return to normal (i.e., non-test) operation.
    ${ }^{2}$ Following the use of this instruction, the on-chip system logic may be in an indeterminate state that will persist until a system reset is applied. Therefore, the on-chip system logic may need to be reset on return to normal (i.e., non-test) operation.

[^9]:    ${ }^{1}$ Consistent with 10/100/1000BASE-T PHYs on the market today, Auto MDI/MDI-X functionality is automatically disabled when AutoNegotiation is disabled.

[^10]:    ${ }^{1}$ See Wake-on-LAN Design Considerations Application note for further details.

[^11]:    ${ }^{1}$ Setting this bit does not isolate the GMII/MII inputs (i.e. when isolate bit is set the GMII/MII data on TX pins will be transmitted on the MDI interface if the link is up). This behavior does not comply with the IEEE 802.3 standard. To isolate the GMII/MII inputs, both MII Register bits 0.11 and 0.10 must be set. It should be noted that this will cause the link to chop.

[^12]:    ${ }^{1}$ The state of this register is internally latched when the Auto-Negotiation state machine enters the ABILITY_DETECT state. Changes to the states of these bits are recognized only at that time. This register is valid only in 1000BASE-T mode.

[^13]:    ${ }^{1}$ The state of this register is internally latched when the Auto-Negotiation state machine enters the ABILITY_DETECT state. Changes to the states of these bits are recognized only at that time. This register is valid only in 1000BASE-T mode.

[^14]:    ${ }^{1}$ The bits in this register apply only when the Page Received bit (6.1) is set..

[^15]:    ${ }^{1}$ This bit applies only in 1000BASE-T mode.

[^16]:    ${ }^{1}$ The bits in this register apply only in 100BASE-TX mode.

[^17]:    ${ }^{1}$ The bits in this register apply only in 100BASE-TX mode.

[^18]:    ${ }^{1}$ The bits in this register apply only in 1000 BASE-T mode.

[^19]:    ${ }^{1}$ The bits in this register apply only in 1000BASE-T mode.

[^20]:    ${ }^{1}$ This bit applies only in 100BASE-TX mode.
    ${ }^{2}$ This bit applies only in 100BASE-TX and 1000BASE-T modes.

[^21]:    ${ }^{1}$ This bit applies only in 100BASE-TX and 1000BASE-T modes.
    ${ }^{2}$ This bit applies only in 1000 BASE-T mode.

[^22]:    ${ }^{1}$ Consistent with $10 / 100 / 1000$ BASE-T PHYs on the market today, this bit applies only when Auto-Negotiation is enabled; Auto MDI/MDI-X functionality is automatically disabled when Auto-Negotiation is disabled.

[^23]:    ${ }^{1}$ The bits in this register apply only in 10BASE-T mode, except for bit 22.13 , which applies to both 10BASE-T and 100BASE-TX modes.

[^24]:    ${ }^{1}$ The bits in this register apply only in 10BASE-T mode, except for bit 22.13 , which applies to both 10BASE-T and 100BASE-TX modes.

[^25]:    ${ }^{1}$ To be compliant with the RGMII/RTBI standard, $23.11: 9$ must be set to " 001 " when the PHY is to be operated in RGMII/RTBI mode since the RGMII/RTBI standard specifies a 2.5 V I/O supply. RGMII may also be used with a 3.3 V I/O supply.

[^26]:    ${ }^{1}$ The TX and RX FIFOs are not used in MII mode for 10BASE-T and 100BASE-TX.
    ${ }^{2}$ The unused bit combination "111" is used to disable IEEE $802.3 z$ Auto-Negotiation handshaking. See Section 15.4: "Auto-Negotiation" for more information.
    ${ }^{3}$ When using standard 1518-byte packets and following the frequency tolerance for the clocks, a standard inter-packet gap (IPG) of twelve symbols is required by the IEEE 802.3 specification. When using larger, non-standard packets, a larger IPG is required due to the possible compression of the IPG at the output of the FIFO. Cicada recommends increasing the IPG size by one cycle for each additional symbol of buffering used in the FIFO. For the default FIFO buffering of 1 symbol, an IPG of 12 is recommended. For a FIFO buffering of 5 symbols, an IPG of 16 is recommended.

[^27]:    ${ }^{1}$ This bit applies only in 100BASE-TX and 1000BASE-T modes.
    ${ }^{2}$ Consistent with 10/100/1000BASE-T PHYs on the market today, this bit applies only when Auto-Negotiation is enabled; Auto MDI/MDI-X functionality is automatically disabled when Auto-Negotiation is disabled.
    ${ }^{3}$ This bit applies only in 10BASE-T mode.
    ${ }^{4}$ This bit applies only in 1000BASE-T mode.

[^28]:    ${ }^{1}$ This bit applies only in 100BASE-TX and 1000BASE-T modes.
    ${ }^{2}$ Consistent with 10/100/1000BASE-T PHYs on the market today, this bit applies only when Auto-Negotiation is enabled; Auto MDI/MDI-X functionality is automatically disabled when Auto-Negotiation is disabled.
    ${ }^{3}$ This bit applies only in 10BASE-T mode.
    ${ }^{4}$ This bit applies only in 1000BASE-T mode.

[^29]:    ${ }^{1}$ This control bit has effect only if the corresponding LED status bit is enabled.

[^30]:    ${ }^{1}$ This control bit has effect only if the corresponding LED status bit is enabled.

[^31]:    ${ }^{1}$ This bit is valid only after descrambler lock has been achieved.
    ${ }^{2}$ This bit is valid only in 1000BASE-T mode.

[^32]:    ${ }^{1}$ This bit applies ony in 1000BASE-T mode.

[^33]:    ${ }^{1}$ This value is valid only in 1000 BASE-T mode.

[^34]:    11.4 kV for Twisted Pair Interface Pins (TPI) of the LQFP package only.

[^35]:    ${ }^{1}$ RGMII may also be used with a 3.3 V I/O supply.
    ${ }^{2}$ The 1.5 V VDDDIG, VDDPLL15, and VDDREC15 supplies can either be provided from a fixed supply or, for single 3.3 V supply designs, can be optionally regulated from a fixed 3.3 V supply by an on-chip regulator control circuit and an external power FET. See Figures 10-2 and 10-3.
    ${ }^{3}$ VREFP provides the primary analog voltage reference. Careful attention to the PCB layout for this supply pin must be observed in order to avoid any bus drops, which would cause inaccuracy in the voltage reference generator. Separate traces for VREFP and VREFN to the 3.3V power regulator output and ground, respectively, are recommended. See Applications Note "CIS8201 Design and Layout Guidelines" for more information.

[^36]:    ${ }^{1}$ Max ratings at $\mathrm{TA}=70^{\circ} \mathrm{C}$ and supplies at $+10 \%$

[^37]:    ${ }^{1}$ Max ratings at $\mathrm{TA}=70^{\circ} \mathrm{C}$ and supplies at $+10 \%$

[^38]:    ${ }^{1}$ This does not comply with the minimum setup time requirement of 2.0 ns as specified in the IEEE802.3 GMII AC timing specifications.
    ${ }^{2}$ This does not comply with the minimum hold time requirement of 0.0 ns as specified in the IEEE802.3 GMII AC timing specifications.

[^39]:    ${ }^{1}$ The RGMII interface is timing compatible with the v1.3 and v2.0 specifications. The RGMII interface is not electrically compatible with the v2.0 specifications as this requires HSTL voltage levels which the CIS8201 does not support. RGMII mode may also be used with a 3.3 V I/O supply.
    ${ }^{2}$ See AN007 "PCB Design and Layout Guidelines for RGMII Interface on CIS8204 - Application Note".
    ${ }^{3}$ For definition of RGMII-ID refer to v2.0 of RGMII specifications.

[^40]:    ${ }^{1}$ Basic Spacing between Centers (1mm in this case)

[^41]:    ${ }^{1}$ One of the container options must be specified when ordering. All orders for tape and reel must be for an entire reel. The " $R$ " suffix is for ordering purposes only and will not appear on the package mark.

