

AC'97™ Multimedia Audio CODEC

Features:

- Compliant with AC'97 Requirements
 - 4 Stereo Inputs: LINE, CD, VIDEO, AUX
 - Speakerphone and PC BEEP Inputs - 2 Independent MIC Inputs
 - Stereo LINE Output Mono Output
- •20dB MIC Amplifier
- ·Analog Characteristics (S/N "A" weighted)
- A/D 92dBA
 - 90dBA - D/A
 - D/A+Mixer 88dBA
 - A-A QAdRA
- Programmable Power Down Modes
- **Low Power Consumption**
 - 225mW
- Power Supplies
 - Analog: 5.0V, Digital: 5.0V

General Description


The AK4540 is multimedia codec to be compliant with Audio Codec '97 specification. The AK4540 can interface with various digital controllers which have AC-link interface.

The AK4540 operates at a fixed 48kHz sampling rate. As the audio function is compose of the codec and digital


controller, it is easy to enhance several audio functions such as 3D audio, modem, MPEG, etc.

Not only the AK4540 can control power down modes precisely but also low power consumption itself, the AK4540 is suitable for both desktop PC and mobile PC.

AK4540 Block Diagram



* AKM assumes no responsibility for the usage beyond the conditions in this data sheet.



Pin/Function

No.	Signal Name	I/O	Description
1	DVdd1		Digital power supply, 5V
2	XTL IN	I	24.576MHz Crystal
3	XTL OUT	ō	24.576MHz Crystal
ĺ	*****		If external clock is used, this pin should be open.
4	DVss1	 	Digital Ground
5	SDATA_OUT	1	Serial, time division multiplexed, AC97 input stream
6	BIT_CLK	1 o -	12.288MHz serial data clock
7	DVss2	† <u>. </u>	Digital Ground
8	SDATA_IN	0	Serial, time division multiplexed, AC97 output stream
9	DVdd2	<u> </u>	Digital power supply, 5V
10	SYNC	I	48kHz fixed rate sampling rate
11	RESET#	Ī	AC'97 Master Hardware Reset
12	PC_BEEP	l ī	PC Speaker beep pass through
13	PHONE	l î	From telephony subsystem speakerphone
14	AUX_L	l î	Aux Left Channel
15	AUX_R	T I	Aux Right Channel
16	VIDEO_L	l i	Video Audio Left Channel
17	VIDEO_E VIDEO_R	l i	Video Audio Right Channel
18	CD_L	l I	CD Audio Left Channel
19	NC CD_L	 	No Connection
20	CD_R	† i	CD Audio Right Channel
21	MIC1	 	Desktop Microphone Input
22	MIC2	 	Second Microphone Input
23	LINE_IN_L	 	Line In Left Channel
24	LINE IN R	 	Line In Right Channel
25	AVdd1	+ :-	Analog power supply, 5V
26	AVau1	 	Analog Ground
27	Vref	6	Reference Voltage : 0.1µF+ 4.7µF
28	NC	 '	No Connection
29	AFILT1	Ö	Anti-Aliasing Fileter Cap
30	AFILT2	0	Anti-Aliasing Fileter Cap
31		0	Vref for ADC: 0.1µF+ 4.7µF
	VRAD	1 0	
32	VRDA		Vref for DAC: 0.1μF+ 4.7μF
33	NC NC	-	No Connection
34	NC	+ ÷	No Connection
35	LINE_OUT_L	0	Line Out Left Channel
36	LINE_OUT_R	0	Line Out Right Channel
37	MONO_OUT		To telephony subsystem speakerphone
38	AVdd2	-	Analog power supply, 5V
39	NC		No Connection
40	TEST2	٠.	Test input pin (This pin should be open for normal operation)
41	TEST3	 -	Test input pin (This pin should be open for normal operation)
42	AVss2	+ -	Analog Ground
43	TEST1	-	Test output pin (This pin should be open for normal operation)
44	TEST4	<u> </u>	Test input pin (This pin should be open for normal operation)
45	TEST5	 	Test input pin (This pin should be open for normal operation)
46	TEST6	+ -	Test input pin (This pin should be open for normal operation)
47	NC	•	No Connection
48	NC	<u> </u>	No Connection

_	Absolu	ite Maximun	n Rating		
AGND, DGND=0V					
Parameter		Symbol	min	max	Units
Power Supplies					
	Analog	VA	-0.3	6.0	v
<u> </u>	Digital	VD	-0.3	6.0(VA+0.3)	v
Input Current (any pins except for su	pplies)	IIN	• .	±10	mA
Analog Input Voltage	lote2)	VINA	-0.3	6.0(VA+0.3)	V
Digital Input Voltage N	lote2)	VIND	-0.3	6.0(VA+0.3)	V
Ambient Temperature		Ta	-10	70	°C

Note 1. All voltages with respect to ground

 Max value is higher voltage of 6.0V or VA+0.3V
 Digital supplies means DVDD1 and DVDD2, and they are connected to each other in the chip. AVDD2 is connected to AVDD through the substrate internally.

Warning: Operation at or beyond these limits may results in permanent damage to the device. Normal operation is not guaranteed at these extremes.

		Recommen	ded Operati	ng Condition			
AGND, DGND=0V							
Parameter			Symbol	min	typ	max	Units
Power Supplies	AK4540		VA				
		Analog		4.75	5.0	5.25	(v
		Digital		4.75	5.0	VA	v

All voltages with respect to ground.

AK4540 Analog Characteristics

Ta=25°C,AVdd=DVdd=5.0V, fs=48KHz, Signal Frequency =1kHz All volume setting for ADC/DAC performance measurement is 0dB.

All volume setting for ADC/DAC performance measurement is a Parameter	min min	tun	max	Units
Audio-ADC	шш	typ	шах	Units
		1		T 50.
Resolution			16	Bits
S/N (A weight)	80	92		dB
S/(N+D) (-0.5dB analog input)	70	80		dB
Inter Channel Isolation	70	83		dB
Inter Channel Gain Mismatch			0.5	dB
Full Scale Input Voltage	0.88	1.0	1.12	Vrms
Power Supply Rejection		50		dB
Audio DAC: measured at AOUTL/AOUTR via MIXER path				
Resolution			16	Bits
S/N (A weighted)				
: mixer+DAC measured at AOUT	82	88		dB
: DAC only		90		dB
S/(N+D)	70	85		dB
Inter Channel Isolation	70	95		dB
Inter Channel Gain Mismatch			0.5	dB
Full Scale Output Voltage	0.88	1.0	1.12	Vrms
Total Out-of-Band Noise (28.8kHz - 100kHz)		-60		dB
Power Supply Rejection		50		dB
MIC Amplifier / MUX			•	
Gain: 20dB is selected	18	20	22	dB
Master volume (Mono, Stereo): 1.5dB x 32 step				
Step Size	T	1.5	l	dB
Attenuation Control Range	0	1.0	46.5	dB
			40.5	<u> </u>
PC Beep: 3dB x 16 step		0.0	1	T
Step Size	+	3.0	45	dB
Attenuation Control Range	0		45	dB
Analog Mixer: 1.5dB x 32 step				
Step Size	 	1.5		dB
Gain Control Range	-34.5		+12	dB
Record Gain: 1.5dB x 16 step				
Step Size		1.5		dB
Gain Control Range	0		+22.5	dB
Mixer				
Input Voltage (except for MIC)		1.0		Vrms
Input Voltage MIC : Gain = 0dB		1		Vrms
MIC : Gain = 20dB		0.1		Vrms
S/N(A weighed): 0dB setting, 1 path is selected at Mixer				
CD to AOUT:	85	94		dB
Other analog input to AOUT		94		dB
Input Impedance (Input gain=0dB, record MIXER=off)				
PC_BEEP only	10	100		kΩ
Others(PHONE, LINE, CD, AUX, VIDEO)	10	50		kΩ
Input Impedacnce (MIC1 and MIC2)	10	30		kΩ
Power Supplies				
Power Supply Current				
VA VA		32	48	mA
VD(@CL=50pF)				
a) Crystal Oscillation		13	21	mA
b) External Clock		13	21	mA
Powerdown Mode				
VA		0	100	μA
		3	10	mA

Filter Characteristic	

Parameter	min	typ	max	Units
ADC Digital Filter				
Passband (+0.2dB) Note)	20		19.2	kHz
Stopband	28.8			kHz
Stopband Attenuation	70			dB
Group Delay			0.5	ms
DAC Digital Filter				
Passband (+0.2dB)	20		19.2	kHz
Stopband	28.8			kHz
Group Delay			0.5	ms
Stopband Rejection	70			dB
DAC Post filter				
Passband Frequency Response (0 - 19.2kHz)		±0.1		dB

Note) This frequency scales with the sampling frequency (fs).


AK4540 DC Characteristic	CA	ti	t	R	i	r	'n.		ŧ	c	4	,	,			h	7	(ı	Γ	1	O	4	ĸ.	4	ĸ	A'	,
--------------------------	----	----	---	---	---	---	-----	--	---	---	---	---	---	--	--	---	---	---	--	---	----------	---	---	---	----	---	---	----	---

Ta=25°C,AVdd=DVdd=5V+5%, 50pF ext	ernal load					
Parameter		Symbol	min	typ	max	Units
"H" level input voltage		VIH		-	-	
XT	'AL_IN		0.7xDVDD		1	V
All pins except for XTAL	IN pin		2.2			v
"L" level input voltage	T	VIL				
TX	'AL_IN				0.3xDVDD	V
All pins except for XTAL	IN pin				0.8	V
"H" level output voltage lout	=-5mA	VOH	2.6	•		V
"L" level output voltage Iout	= 5mA	VOL		-	0.55	v
Input leakage current		Iin	•	•	±10	μΑ

Switchir	g Characteristics

Parameter	Symbol	min	typ	max	Units
Master Clock Frequency Note)			24.576		MHz
AC link Interface Timing					
BIT_CLK frequency	Fbclk		12.288		MHz
BIT_CLK clock Period	Tbclk	-	81.38	750	ns
BIT_BLK low pulse width	Tclk_low	32.56	40.7	48.84	ns
BIT_BLK low pulse width	Tclk_high	32.56	40.7	48.84	ns
BIT_CLK rise time	Trise_clk	-		6	ns
BIT_CLK fall time	Tfall_clk	-	-	6	ns
SYNC frequency			48		kHz
SYNC low pulse width	Tsync_low	-	19.5	-	μв
SYNC high pulse width	Tsync_high	-	1.3	-	μs
SYNC rise time	Trise_sync	-		6	ns
SYNC fall time	Tfall_sync	-		6	ns
Setup time(SDATA_IN,SDATA_OUT)	Tsetup	15.0		-	ns
Hold time(SDATA_IN,SDATA_OUT)	Thold	25.0		-	ns
SDATA_IN rise time	Trise_din	-		6	ns
SDATA_IN fall time	Tfall_din	-		6	ns
SDATA_OUT rise time	Trise_dout	•		6	ns
SDATA_OUT fall time	Tfall_dout	-	-	6	ns
Cold Rest (SDATA_OUT=L, SYNC=L)					
RESET# active low pulse width	Trst_low	1.0		-	μв
RESET# inactive to BIT_CLK delay	Trst2clk	162.8			ns
Warm Rest Timing					
SYNC active low pulse width	Tsync_high		1.3	-	μя
SYNC inactive to BIT_CLK delay	Tsync2clk	162.8			ns
AC-link Low Power Mode Timing					
End of Slot 2 to BIT_CLK, SDATA_IN	Ts2_pdwn	-		1.0	μs
low]
Activate Test Mode Timing					
Setup to trailing edge of RESET#	Tsetup2rst	15.0			ns
Rising edge of RESET# to Hi-Z	Toff	-		50	ns
Falling edge of RESET# to "L"	Tlow			50	ns


Note) The use of crystal is recommended. If an external oscillator is used, it is input to XTAL_IN and XTAL_OUT should be open..



■Cold Reset Timing


Note that both SDATA_OUT and SYNC must be low at the rising edge of RESET# in the "cold reset". The AK4540 initializes all registers and each analog output is in Hi-Z state while RESET pin is low. At the rising edge of RESET, the AK4540 initiates the initialization of analog circuit. The AK4540 can output A/D data after 516fs cycles later, and D/A data after 2fs cycles later from the end of initialization process.


Status bit in the slot 0 is "0" (not ready) when the AK4540 is in RESET period ("L") or in initialization process. After initialization cycles, the status bit goes to "1" (ready).



■Warm Reset


The AK4540 initiates Warm Reset process by receiving pulse on the sync line. The AK4540 clears PR4 bit in the Powerdown Control Register. Note that SYNC signal should synchronize with BIT_CLK after AK4540 starts to output BIT_CLK clock.







SYNC Timing Teync_high Tync_low Vill Vill Teync_period

■Setup and Hold Timing




■Signal Rise and Fall Times (50pF external load: from 10% 90% of DVdd)









■AC-link Low Power Mode Timing



■Activate Test Mode



■AKM Test Mode



Notes:1

- 1. All AC-link signals are normally low through the trailing edge of RESET#. Bringing SDATA_OUT high for the rising edge of RESET# causes the AK4540 AC-link outputs to go high impedance which is suitable for ATE in circuit testing. Note that the AK4540 enters in the ATE test mode regardless SYNC is high or low.


 2. Bringing both SYNC high and SDATA_OUT low for the rising edge of RESET# causes AKM test mode.
- 2. Singing out of the ingredit of the individual state is to issue "cold reset" which issues RESET# with both SYNC and SDATA_OUT low.

¹ All the following sentences written with small italic font in this document quote the AC'97 component specification.

General Description

■AC '97 Connection to the Digital AC '97 controller

²AC '97 communicates with its companion AC '97 controller via a digital serial link, AC-link". All digital audio streams, and command/status information are communicated over this point to point serial interconnect. A breakout of the signals connecting the two is shown in the following figure.



■Digital Interface

The AK4540 incorporates a 5 pin digital serial interface that links it to the AC '97 controller. AC-link is a bi-directional, fixed rate(48kHz), serial PCM digital stream. It handles multiple input, and output audio streams, as well as control register accesses employing a time division multiplexed (TDM) scheme. The AC-link architecture divides each audio frame into 12 outgoing and 12 incoming data streams, each with 20-bit sample resolution. DAC and ADC resolution of the AK4540 is 16 bit resolution. The data streams currently defined by the AC '97 specification include:

 PCM Playback 2 channel composite PCM output stream

• PCM Record data

2 channel composite PCM input stream

Control Control register write port

Status

Control register read port

2 output slots

2 input slots

2 output siot

2 input slots


SYNC, fixed at 48 KHz, is derived by dividing down the serial bit clock (BIT CLK). BIT CLK, fixed at 12.288 MHz, provides the necessary clocking granularity to support 12, 20-bit outgoing and incoming time slots. AC-link serial data is transitioned on each rising edge of BIT CLK. The receiver of AC-link data, the AK4540 for outgoing data and AC '97 controller for incoming data, samples each serial bit on the falling edges of BIT CLK.

The AC-link protocol provides for a special 16-bit slot (Slot 0) wherein each bit conveys a valid tag for its corresponding time slot within the current audio frame. A "1" in a given bit position of slot 0 indicates that the corresponding time slot within the current audio frame has been assigned to a data stream, and contains valid data. If a slot is "Tagged" invalid, it is the responsibility of the source of the data. (The AK4540 for the input stream, AC '97 controller for the output stream), to stuff all bit positions with 0's during that slot's active time.

SYNC remains high for a total duration of 16 BIT_CLKs at the beginning of each audio frame. The portion of the audio frame where SYNC is high is defined as the "Tag Phase". The remainder of the audio frame where SYNC is low is defined as the "Data Phase". Note that SDATA OUT and SDATA IN data is delayed one BIT_CLK because AC'97 controller causes SYNC signal high at a rising edge of BIT_CLK which initiates a frame.


"Output" stream means the direction from AC'97 controller to the AK4540, and "Input" stream means the direction from the AK4540 to AC'97 controller

²All the following sentences written with small italic font in this document quote the AC'97 component specification.



There are 13 slots in one frame. The frequency of the frame (sync) is fixed to 48kHz. Only Slot 0, which is Tag phase, is 16bits, and other slots are 20bits.

AC-link Audio Output Frame (SDATA_OUT)



First the AK4540 checks the Valid Frame bit first. Note that when valid frame bit is "1", at least one of slot 1, slot 2. slot 3, and slot 4 are valid, other slots (5- 12 slots) are ignored.

If the bit is "0", the AK4540 ignores the following all other TAG bits and each slots.

Next, the AK4540 checks the validity of each slot in the TAG phase (slot 0).

If each bit regarding to slots is "0", then the AK4540 ignores the slot regarding to the bit.

If "1", the slot is valid.

All bit in slot 5-12 is "0".

A new audio output frame begins with a low to high transition of SYNC. SYNC is synchronous to the rising edge of BIT_CLK. On the immediately following falling edge of BIT_CLK, the AK4540 samples the assertion of SYNC. This falling edge marks the time when both sides of AC-link are aware of the start of a new audio frame. On the next rising of BIT_CLK, the AC '97 controller transitions SDATA_OUT into the first bit position of slot 0 (Valid Frame bit). Each new bit position is presented to AC-link on a rising edge of BIT_CLK, and subsequently sampled by the AK4540 on the following falling edge of BIT_CLK. This sequence ensures that data transitions, and subsequent sample points for both incoming and outgoing data streams are time aligned.


Data is output from the AC'97 controller with MSB first through SDATA_OUT pin

Valid frame bit in the slot 1 is 1 if at least 1 slot is valid ("1"). If all of slot1, slot2, slot 3, and slot4 are invalid, valid frame bit should be "0". The following table shows the relationship of valid bits and the Read/Write operation.

Slot 1 Valid Bit	Slot 2 Valid Bit	Read/Write Operation
(Command Address)	(Command Data)	
1	1	Read/Write (Normal Operation)
0	1	Ignore
1	0	Read: Normal Operation, Write: Ignore
0	0	Ignore


b)Slot 1:Command Address Port

This slot shows the address of command data, which is showed in the slot 2. The AK4540 has 17 16-bit valid registers, addressable on even byte boundaries. Only the even registers are valid, the access to odd register is invalid and ignored by the AK4540.



Bit 18 is equivalent to the most significant bit of the index address data.

The AK4540 ignore the bits which are from bit 11 to bit 0.



If the bit 19 in the slot 1 is "0", AC'97 controller must output Command Data Port data to the slot 2 in the same frame. If the bit 19 in the slot 1 is "1", the AK4540 discard Command Data Port data.

Bit 19 is equivalent to D15 bit of mixer register value.

d)Slot 3 PCM Playback Left Channel (16bits)

Playback(DAC) data format is MSB first. Data format is 2's complement. As the resolution of the AK4540 is 16bit, lower 4 bits are ignored. AC'97 controller should stuff bit3-0 with "0". If valid bit (slot 3) in the slot 0 is invalid ("0"), the AK4540 interprets the data as all "0".

Bit19:4

Playback data

Bit 3:0

"n"

e)Slot 4 PCM Playback Right Channel (16bits)

Playback data format is MSB first. Data format is 2's complement. As the resolution of the AK4540 is 16bit, lower 4 bits are ignored. AC'97 controller should stuff bit3-0 with "0". If valid bit (slot 4) in the slot 0 is invalid ("0"), the AK4540 interprets the data as all "0".

Bit19:4

Playback data

Bit 3:0

"0"

f)Slot6-12 Reserved

The AK4540 ignores these slots. All bits should be stuffed with "0" by the AC'97 controller.


AC-link Input Frame(SDATA IN)

Each AC-link frame consists of 12 20-bit slots and 1 16-bit special tag phase.

a)Slot 0


Slot 0 is a special time frame, and consists of 16 bit. Slot 0 is also named as Tag phase. If the first bit in the slot 1 is valid, the AK4540 is ready for normal operation. 3If the "Codec Ready" bit is invalid, the following bits and remaining slots are all "0". AC'97 controller should ignore the following bits in the slot 0 and all other slots. If the bit is "1", the next 12 bits corresponding 12 slots are valid.

A new audio input frame begins with a low to high transition of SYNC. SYNC is synchronous to the rising edge of BIT. CLK, On the immediately following falling edge of BIT_CLK, the AK4540 samples the assertion of SYNC. This falling edge marks the time when both sides of AC-link are aware of the start of a new audio frame. On the next rising of BIT_CLK, the AK4540 transitions SDATA_IN into the first bit position of slot 0 ("Codec Ready" bit). Each new bit position is presented to AC-link on a rising edge of BIT CLK, and subsequently sampled by the AC '97 controller on the following falling edge of BIT CLK. This sequence ensures that data transitions, and subsequent sample points for both incoming and outgoing data streams are time aligned,



b)Slot 1 Status Address Port

Audio input frame slot 1's stream echoes the control register index, for historical reference, for the data to be returned in slot 2. (Assuming that slots 1 valid bit and slot 2 valid bit in the slot 0 had been tagged "valid" by the AK4540)



This address shows register index for which data is being returned in the slot 2. This address port is the copy of slot 1of output frame, and index address input to SDATA_OUT is loop backed to

AC'97 controller through SDATA_IN.

b)Slot 2: Status Data Port

Status data addressed by command address port of Output Stream is output through SDATA_IN pin.

If slot 2 bit in the Tag Phase is invalid, all bits are stuffed with "0".

Bit19:4 Bit3:0

Control Register Read Data (the contents of indexed address in the slot 1)

Note that the address of Status Data Port data are consistent with Status Address Port data of the slot 1 in the same frame. If the read operation is issued in the frame N by AC'97 controller, Status Data Port data is output through SDATA_IN in the frame N+1. Note that data is output in only this frame, only one time and that the following frames are invalid if the next read operation is not issued.

c)Slot 3 PCM Record Left Channel

Record(ADC) data format is MSB first. Data format is 2's complement. As the resolution of the AK4540 is 16bit. lower 4 bits are ignored. If ADC block is powered down, slot-3 valid bit bit in the slot 0 is invalid ("0"), and data is output as all "0".

AC'97 Bit19:4

Audio ADC left channel output

Bit3:0 "n"

³ When the AC'97 is not ready for normal operation, output bits are not specified in the documents.

d)Slot 4 PCM Record Right Channel

Record(ADC) data format is MSB first. Data format is 2's complement. As the resolution of the AK4540 is 16bit, lower 4 bits are ignored. If ADC block is powered down, slot-4 valid bit in the slot 0 is invalid ("0"), and data is output as all "0".

Bit19:4

Audio ADC right channel output

Bit3:0

"0"

e)Slot 5 Modem Line Codec

As the AK4540 does not incorporate modem codec, all bits are stuffed with "0".

Bit19:0

"()"

f)Slot 6 Microphone Record Data

As the AK4540 does not incorporate 3rd ADC codec, all bits are stuffed with "0".

Bit19:0

"∩"

g)Slot 7-12 Bits19:0"0" Reserved

<0186-E-03>

■Mixer Registers

Ecah Register is 16 bit wide. Note that the AK4540 output all "0" if AC'97 controller try to read the value of invalid address.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
Num																		
00h	Reset	0	0	"0"	"0"	"0"	"0"	0	"0"	"0"	"0"	"o"	"0"	" 0"	"O"	"0"	"0"	0000h
02h	Master Volume	Mute	X	ML5	ML4	ML3	ML2	ML1	MLO	X	Х	MR5	MR4	MR3	MR2	MRI	MR0	8000h
06h	Master Volume Mono	Mute	X	Х	X	Х	Х	Х	Х	Х	X	MR5	MR4	MR3	MR2	MR1	MRG	8000p
0Ah	PC_BEEP Volume	Mute	Х	X	X	Х	_x_	Х	X	_x	Х	_ x	PV3	PV2	PV1	PV0	X	0000h
0Ch	Phone Volume	Mute	Х	х	Х	Х	х	Х	Х	х	Х	Х	GN4	GN3	GN2	GN1	GN0	8008h
0Eh	Mic Volume	Mute	X	<u> </u>	X	X	X	Х	X	x	20dB	X	GN4	GN3	GN2	GNI	GN0	8008h
10h	Line In Volume	Mute	х	Х	GL4	GL3	GL2	GL1	GLO	х	х	X	GR4	GR3	GR2	GR1	GR0	8808h
12h	CD Volume	Mute	X	<u>X</u>	GL4	GL3	GL2	GL1	GLS	X	X	Х	GR4	GR3	GR2	GR1	GR0	8808h
14h	Video Volume	Mute	X	_x	GL4	GL3	GL2	GL1	GLO	x	X	X	GR4	GR3	GR2	GR1	GRO	8808h
16h	Aux Volume	Mute	х	Х	GLA	GL3	GL2	GL1	GLO	х	Х	х	GR4	GR3	GR2	GR1	GR0	8808h
18h	PCM Out Volume	Mute	X	X	GL4	GL3	GL2	GL1	GLO	X	х	_x_	GR4	GR3	GR2	GR1	GR0	8808h
1Ah	Record Select	Х	Х	<u>X</u>	X	Х	SL2	SL1	SLO	_x	Х	X_	L X	_ x	SR2	SR1	SRO	0000h
1Ch	Record Gain	Mute	X	<u> x</u>	X	GL3	GL2	GL1	3	X	х	X	Х	GR3	GR2	GR1	GR0	8000h
20h	General Purpose	Χ	Х	X	Х	Х	X	MIX	MS	LPBK	Х	_ X _	Х	X	X	X	х	0000h
26h	Powerdown Ctrl/Stat	X	X	X	PR4	PR3	PR2	PR1	PRO	Х	Х	X	X	REF	ANL	DAC	ADC	na
7Ch	Vendor ID1	"0"	*1"	"0"	"0"	"0"	"0"	"O"	"1"	"o"	*1*	ď	"O"	"1"	"0"	"1"	"1"	414Bh
7Eh	Vendor ID2	"0"_	_"1"	.0.	"0"	"1"	"1"	ή.	"1"	X.	х	_ X _	X	X	Х	_ X	_ x_	4D00h

- *) Vender ID of AKM is "AKM" :This ID has been approved by Microsoft.
- *) The AK4540 outputs "X" bits as "0". Even if "X" bits is "1", the AK4540 ignores these bits.
- *) A write to "Invalid" registers does not affect to the operation of the AK4540.
- *) Lower 4 bits in 26h register are all "0" just after cold reset. When each portion is ready to normal operation, the coresponding bit becomes "1". Powerdown register is not affected by the write to reset register.

 See "Mixer Registers" in AC'97 specification for the detail.

■Reset Register (Index 00h)

<Write>

When any value except for zero (0x0000) is written to the AK4540's RESET register, all registers in the AK4540 except for 26h Powerdown/Control Register are reset to default values. Note that the AK4540 ignores the write of 0x0000 to this register and that the AK4540 do nothing. The value of this register is not altered.

<Read>

All bits of this register are "0".

■ Play Master Volume Registers (Index 02h, 06h)

The following table shows the relationship between bits and the attenuation value. Attenuation step is 1.5dB. The AK4540 does not support optional MX5 bit. The AK4540 detects when that bit is set and set all 4 LSBs to 1s. Example: When the driver writes a "1xxxxxx in the AK4540 interpret that as "011111". When this register is read, the return value is "01111".

Mute	MX5	MX4	MX3	MX2	MX1	MX0	Att.
0	0	0	0	0	0	0	0dB
0	0	0	0	0	0	1	-1.5dB
0	0	0	0	0	1	0	-3.0dB
0	0	0	0	0	1	1	-4.5dB
-	•••••	•••••••					
0	0	1	1	1	1	0	-45.0dB
0	0	1	1	1	1	1	-46.5dB
0	1	Х	X	X	X	X	-46.5dB
1	X	X	Х	X	X	Х	Mute

■ PC Beep Register (Index 0Ah)

The following table shows the relationship between bits and the attenuation value. Attenuation step is 3dB. PC_BEEP of the AK4540 is mute off at default state.

The PC Beep is routed to L & R Line outputs after the rising edge of RESET signal.

						*
ı	Mute	PV3	PV2	PV1	PV0	Att.
ı	0	0	0	0	0	0dB
ı	0	0	0	0	1	-3.0dB
ı	0	0	0	1	0	-6.0dB
ı	•••					
ı	0	1	1	1	1	-45.0dB
ı	1	x	X	X	X	Mute

■ Analog Mixer Input Gain Registers (Index 0Ch-18h)

The following table shows the relationship between bits and the gain/attenuation value. Attenuation step is 1.5dB.

Mute	Gx4	Gx3	Gx2	Gx1	Gx0	Att.
0	0	0	0	0	0	+12dB
0	0	0	0	0	1	+10.5dB
		· · · · · · · · · · · · · · · · · · ·	• • • • • • • • • • • • • • • • • • • •		•••••	
0	0	1	0	0	0	0dB
0	0	1	0	0	1	-1.5dB
						•••••
0	1	1	1	1	0	-33.0dB
0	1	1	1	1	1	-34.5dB
1	X	X	Х	X	X	Mute

■ Record Select Control Register (Index 1Ah)

SR2	SR1	SR0	Att.
0	0	0	Mic
0	0	1	CD In (R)
0	1	0	Video In (R)
0	1	1	Aux In (R)
1	0	0	Line In (R)
1	0	1	Stereo Mix (R)
1	1	0	Mono Mix
1	1	1	Phone

SL2	SL1	SLO	Att.
0	0	0	Mic
0	0	1	CD In (L)
0	1	0	Video In (L)
0	1	1	Aux In (L)
1	0	0	Line In (L)
1	0	1	Stereo Mix (L)
1	1	0	Mono Mix
1	1	1	Phone

■ Record Gain Register (Index 1Ch)

Mute	Gx3	Gx2	Gx1	Gx0	Gain
0	0	0	0	0	0dB
0	0	0	0	1	1.5dB
0	0	0	1	0	3.0dB
0	1	1	1	1	22.5dB
1	Х	X	X	X	Mute

■ General Purpose Register (Index 20h)

Bit	Function
MIX	Mono output select 0=mix, 1=mic
MS	Mic select 0=Mic1, 1 =Mic2
LPBK*	ADC/DAC loopback mode 1= loopback

^{*)} When LPBK bit is set, slot3-valid-bit and slot4-valid-bit in the tag phase of SDATA_OUT stream must be set regardless of the audio data (slot 3 and slot4).

Powerdown Control/Status Register (Index 26h)

Bit	Function
REF*)	Vrefs up to normal state
	0=NOT ready, 1=ready,
ANL	Analog mixers, etc ready
1	0=NOT ready, 1=ready
DAC	DAC section ready to accept data
	0=NOT ready, 1=ready
ADC	ADC section ready to transmit data
	0=NOT ready, 1=ready

Any write to this register does not affect the state of the above bits.

*) It takes 512fs (fs: sampling frequency) from the release of VREF powerdown for this bit to be ready. This means that the AK4540 does not measure the VREF value actually.

Bit	Function
PR0	PCM in ADC's & Input Mux Powerdown
PR1	PCM out DACs Powerdown
PR2	Analog Mixer Powerdown (Vref still on)
PR3	Analog Mixer Powerdown (Vref off)
PR4	Digital Interface (AC-likk) Powerdown


When PR3 bit is set to "1", ADC, DAC, Mixer, and VREF are powered down even if any PRx bit are "0". When PR3 bit is reset to "0", the AK4540 resumes the previous state by referencing PRx bit. In this case, the AK4540 outputs corresponding slot-x valid bits in the slot 0 as "0" until the AK4540 is power-up.

■ Vendor ID Registers (Index 7Ch, 7Eh)

This register is for specific vendor identification if so desired. The ID method is Microsoft Plug and Play Vendor ID code with upper byte of 7Ch register, the first character of that id, lower byte of 7Ch register, the second character and upper byte of 7Eh register the third character. These three characters are ASCII encoded. Lower byte of 7E register is for the Vendor Revision number.

AKM's vender ID is "AKM", and revision number is 0. As ASCII code "A" is 41h, "K" is 4Bh, and "M" is 4Dh, Vendor ID registers are 414Bh and 4D00h respectively.

[ASAHI KASEI]



<0186-E-03>

■Low Power Modes

The AK4540 is capable of operating at reduced power when no activity is required. The state of power down is controlled by the Powerdown Register (26h). There are 5 commands of separate power down. See the table below for the different modes. As the AK4540 operate at static mode, the registers will not lose their values even if the external clock is stopped. However, note that XTAL IN pin does not permit floating state.

	ADC	DAC	Mixer	VREF	ACLINK
PR0="1"	PD	don't care	don't care	don't care	don't care
PR1="1"	don't care	PD	don't care	don't care	don't care
PR2="1"	don't care	PD (TBD)	PD	don't care	don't care
PR3="1"	PD	PD	PD	PD	don't care
PR4="1"	PD	PD	don't care	don't care	don't care

PD: powerdown

Powerdown Mode Truth Table

From normal operation sequential writes to the Powerdown Register are performed to power down the AK4540 a piece at a time. After everything has been shut off, a final write (of PR4) can be executed to shut down the AC '97 digital interface (AC-link). The part will remain in sleep mode with all its registers holding their static values. To wake up, the AC '97 controller will send pulse on the sync line issuing a warm reset. This will restart the AK4540 digital interface (resetting PR4 to zero). The AK4540 can also be woken up with a cold reset. A cold reset will cause a loss of values of the registers as a cold reset will set them to their default states. When a section is powered back on the Powerdown Control/Status register (index 26h) should be read to verify that the section is ready (i.e. stable) before attempting any operation that requires it.


The above figure and the table show the transition of powerdown and powerup states.

When PR3 bit is set to "1", ADC, DAC, Mixer, and VREF are powered down even if any PRx bit are "0". When PR3 bit is reset to "0", the AK4540 resumes the previous state by referencing PRx bit. In this case, the AK4540 outputs "0" (invalid) for corresponding slot-x valid bits in the slot 0 until the corresponding block of the AK4540 is power-up.

Even if AC'97 digital controller set or clear D13 bit, which is described in AC'97 spec, as PR5 bit of the Powerdown Register, the write does not influence the operation of the AK4540 because the AK4540 ignores this bit.

System Design

The following figure shows the system connection diagram.



1. Grounding and Power Supply Decoupling

The AK4540 requires careful attention to power supply and grounding arrangements. Note that the voltage of digital power supply must be equal to or lower than that of analog power supply. If not so, the device will be damaged and may be destroyed because of latch up. To observe this rule, digital power supply, Vdd1 and Vdd2, should be supplied from analog power supply. Analog ground and digital ground should be connected together near to where the supplies are brought onto the printed circuit board. Decoupling capacitors should be as near to the AK4540 as possible, with the small value ceramic capacitor being the nearest.

2. On-chip Voltage Reference

The on-chip voltage reference are output on the VRAD, VRDA, Vref pins for decoupling. A electrolytic capacitor less than 10uF in parallel with a 0.1 uF ceramic capacitor attached to these pins eliminates the effects of high frequency noise. No load current may be drawn from VRDA, VRAD, and Vref pins. All signals, especially clocks, should be kept away from the VRAD, VRDA, and Vref pins in order to avoid unwanted coupling into modulators.

3. Master Clock

If the digital controller which operates at 3.3 volt supplies AK4540's master clock as external clock, insert AC-coupling capacitor(0.1µF) between XTAL_IN pin of the AK4540 and clock output pin of the digital controller. However, the digital controller must not stop the clock, or the device may be damaged because of the excessive current. Also the digital controller must not stop the clock unless XTAL_IN pin is fixed to "H" level or "L" level. (Floating state is not permitted)

Performance Example

The following figures show the examples of Input level vs. THD+N, Frequency Response, FFT plot of A/D, D/A respectively.

■Analog-to-Digital Performance




Figure 1 Input Level (@1kHz) vs. THD+N




Figure 2 Frequency Response (A/D)




Figure 3 FFT(A/D: Input Signal 1kHz, -60dBFS, FFT Points: 8192, Averaging: 16)

■Digital-to-Analog Performance




Figure 4 Input Level(@1kHz) vs THD+N




Figure 5 Frequency Response (D/A)




Figure 6 FFT(D/A: Input Signal 1kHz, -60dBFS, FFT Points: 8192, Averaging 16)


■Analog-to-Analog Performance




Figure 7 Input Level (@1kHz) vs THD+N

Package


48pin LQFP (Unit:mm)







Marking



- Pin #1 indication
- Date Code : XXXXXXX (7 digits)
 Marketing Code : AK4540-VQ
 Country of Origin
 Asahi Kasei Logo 2)
- 3) 4) 5)