FEATURES
5-Bit Digitally Programmable 1.8 V to 3.5 V Output Voltage
Dual N-channel Synchronous Driver
Initial Output Accuracy $\pm 1 \%$
High Efficiency
Current Mode Operation
Short Circuit Protection
Power Good Output
Integrated Over Voltage Protection Crowbar
16 Lead SOIC Package
APPLICATIONS
Desktop PC Power Supply For:
Pentium II Processor
Pentium Pro Processor
Pentium Processor
AMD-K6 Processor
VRM Modules

## GENERAL DESCRIPTION

The ADP3152 is a highly efficient synchronous switching regulator controller optimized for Pentium ${ }^{\circledR}$ Pro and Pentium II Processor applications where 5 V is stepped down to a digitally controlled output voltage between 1.8 V and 3.5 V . Using a 5-Bit DAC to read a voltage identification (VID) code directly from the Processor, the ADP3152 uses a current mode constant off-time architecture to generate the precise output voltage.
The ADP3152 drives two synchronous N-channel MOSFETS at a switching frequency of 250 kHz . The constant off-time architecture maintains constant inductor ripple current while current-mode operation provides excellent line and load transient response. The operating current level is user programmable via an external current sense resistor.


Typical Application


| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUTPUT ACCURACY <br> 1.8 V Output Voltage 2.8 V Output Voltage 3.5 V Output Voltage | $\mathrm{V}_{\text {O }}$ | With Respect to Nominal Output Voltage (Figure 12) | $\begin{aligned} & -1.0 \\ & -1.0 \\ & -1.0 \end{aligned}$ |  | $\begin{aligned} & 1.0 \\ & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & \% \\ & \% \\ & \% \end{aligned}$ |
| OUTPUT VOLTAGE LINE ${ }^{1}$ REGULATION | dV o | $\begin{aligned} & \mathrm{I}_{\mathrm{LOAD}}=10 \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{IN}}=4.75 \mathrm{~V} \text { to } 5.25 \mathrm{~V} \end{aligned}$ |  | . 05 | . 1 | \% |
| INPUT DC SUPPLY CURRENT ${ }^{2}$ <br> Normal Mode <br> Shutdown | $\mathrm{I}_{\mathrm{Q}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SD}}=0.8 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{SD}}=2.0 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 2.7 \\ & 100 \end{aligned}$ | $\begin{aligned} & 4 \\ & 150 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mu \mathrm{~A} \end{aligned}$ |
| CURRENT SENSE THRESHOLD <br> VOLTAGE | $\mathrm{V}_{8}-\mathrm{V}_{7}$ | $\mathrm{V}_{7}$ forced to $\mathrm{V}_{\text {OUT }}-3 \%$ | 130 | 150 | 170 | mV |
| VID PINS THRESHOLD <br> Low <br> High | $\mathrm{V}_{16}, \mathrm{~V}_{1}-\mathrm{V}_{4}$ |  | 2.0 |  | 0.6 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| VID PINS INPUT CURRENT | $\mathrm{I}_{16} \mathrm{I}_{1}-\mathrm{I}_{4}$ | $\mathrm{VID}=0 \mathrm{~V}$ |  | 110 | 220 | $\mu \mathrm{A}$ |
| VID0-VID4 PULLUP RESISTANCE | $\mathrm{R}_{\mathrm{VID}}$ |  | 20 | 30 |  | $k \Omega$ |
| $\mathrm{C}_{\mathrm{T}}$ PIN DISCHARGE CURRENT | $\mathrm{I}_{9}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> $\mathrm{V}_{\text {out }}$ in regulation $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 50 | $\begin{aligned} & 65 \\ & 2 \end{aligned}$ | $\begin{aligned} & 75 \\ & 10 \end{aligned}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| OFF-TIME ${ }^{1}$ | $\mathrm{t}_{\text {OFF }}$ | $\mathrm{C}_{\mathrm{T}}=150 \mathrm{pF}, \mathrm{I}_{\text {LOAD }}=10 \mathrm{~A}$ | 1.8 | 2.4 | 3.0 | $\mu \mathrm{s}$ |
| DRIVER OUTPUT TRANSITION TIMES | $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=7000 \mathrm{pF}(\text { Pins } 13,14) \\ & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  | 90 | 130 | ns |
| POSITIVE POWER GOOD TRIP POINT NEGATIVE POWER GOOD TRIP POINT | $\mathrm{V}_{\text {PWRGD }}$ | \% Above Output Voltage <br> \% Below Output Voltage | -7 | $\begin{gathered} 5 \\ -5 \end{gathered}$ | 7 | $\begin{aligned} & \% \\ & \% \end{aligned}$ |
| POWER GOOD RESPONSE TIME | $\mathrm{t}_{\text {PWRGD }}$ |  |  | 500 |  | $\mu \mathrm{s}$ |
| CROWBAR TRIP POINT | $\mathrm{V}_{\text {CRowbar }}$ | \% Above Output Voltage | 12 | 15 | 20 | \% |
| ERROR AMPLIFIER DC OPEN LOOP GAIN | $\mathrm{G}_{\text {ERR }}$ |  |  | 58 |  | dB |
| ERROR AMPLIFIER TRANSCONDUCTANCE | $\mathrm{GM}_{\mathrm{ERR}}$ |  |  | 2.2 |  | mmho |
| ERROR AMPLIFIER MINIMUM OUTPUT VOLTAGE | $\mathrm{V}_{\text {CMPMIN }}$ | $\mathrm{V}_{7}$ Forced to $\mathrm{V}_{\text {OUT }}+3 \%$ |  | . 8 |  | V |
| ERROR AMPLIFIER MAXIMUM OUTPUT VOLTAGE | $\mathrm{V}_{\text {CMPMAX }}$ | $\mathrm{V}_{7}$ Forced to $\mathrm{V}_{\text {Out }}-3 \%$ |  | 2.4 |  | V |
| ERROR AMPLIFIER BANDWIDTH-3dB | $\mathrm{BW}_{\text {ERR }}$ | CMP $=$ Open |  | 500 |  | kHz |
| SHUTDOWN (SD)PIN <br> Low Threshold High Threshold Input Current | $\begin{aligned} & \mathrm{SD}_{\mathrm{L}} \\ & \mathrm{SD}_{\mathrm{H}} \\ & \mathrm{SD}_{\mathrm{IB}} \end{aligned}$ | Part Active <br> Part in Shutdown | 2.0 | 10 | 0.6 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \end{aligned}$ |

## NOTES

${ }^{1}$ Guaranteed by correlation.
${ }^{2}$ Dynamic supply current is higher due to the gate charge being delivered at the switching frequency.

## COMPANY CONFIDENTIAL

## PIN FUNCTION DESCRIPTIONS

| Pin | Mnemonic | Function |
| :---: | :---: | :---: |
| 16,1,2,3,4 | VID0-VID4 | Voltage Identification DAC Input Pins. These pins are internally pulled up to $\mathrm{V}_{\text {REG }}$ providing a a logic one if left open. The DAC output range is 600 mV to 1.167 V , Leaving all 5 DAC inputs open results in placing the ADP3153 into shutdown. |
| 5 | AGND | Analog Ground Pin. This pin must be routed separately to the ( - ) terminal of $\mathrm{C}_{\text {OUT }}$. |
| 6 | SD | Shutdown Pin. A logic high will place the ADP3152 in shutdown and disable the output. This pin is internally pulled down. |
| 7 | SENSE- | Connects to the internal resistor divider which, along with the VID code, sets the output voltage. Pin 7 is also the ( - ) input for the current comparator. |
| 8 | SENSE+ | The ( + ) input for the current comparator. A threshold between Pins 8 and 7 set by the error amplifier in conjunction with $\mathrm{R}_{\text {SENSE }}$, sets the current trip point. |
| 9 | $\mathrm{C}_{\mathrm{T}}$ | External Capacitor $\mathrm{C}_{\mathrm{T}}$ from Pin 9 to ground sets the off time of the device. |
| 10 | CMP | Error Amplifier Compensation Point. The current comparator threshold increases with the Pin 10 voltage. |
| 11 | PWRGD | Power Good Pin. An open drain signal to indicate that the output voltage is within $\mathrm{a} \pm 5 \%$ regulation band. |
| 12 | $\mathrm{V}_{\mathrm{CC}}$ | Input Voltage Pin. |
| 13 | DRIVE2 | Gate Drive for the bottom synchronous N-channel MOSFET. The voltage at Pin 13 swings from ground to $\mathrm{V}_{\mathrm{CC}}$ |
| 14 | DRIVE1 | Gate Drive for the top primary N-channel MOSFET. The voltage at Pin 14 swings from ground to $\mathrm{V}_{\mathrm{CC}}$. |
| 15 | PGND | Driver Power Ground. Connects to the source of the bottom N-channel MOSFET and to the (-) terminal of $\mathrm{C}_{\mathrm{IN}}$. |

```
ABSOLUTE MAXIMUM RATINGS*
Input Supply Voltage (Pin 12) . . . . . . . . . . . . . - - . 3 to +16 V
VID0-VID4, SD, PWRGD, CMP, CT . . . . . . . - 0.3 to V VC
DRIVE1, DRIVE2, SENSE+, SENSE- . . . . . . - 0.3 to VCC
Operating Temperature Range . . . . . . . . . . . . . 0 }\mp@subsup{0}{}{\circ}\textrm{C}\mathrm{ to +70
Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . . 150}\mp@subsup{}{}{\circ}\textrm{C
    \mp@subsup{0}{\textrm{JA}}{} . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 165o}\textrm{C}/\textrm{W
```



```
Storage Temperature Range . . . . . . . . . . -65'`}\mp@subsup{}{}{\circ}\textrm{C}\mathrm{ to }+15\mp@subsup{0}{}{\circ}\textrm{C
Lead Temperature Range (Soldering 10 sec) . . . . . . . +300 }\mp@subsup{}{}{\circ}\textrm{C
NOTE:
*This is a stress rating only; operation beyond these limits can cause the device to
be permantently damaged.
```


## PIN CONFIGURATION



## ORDERING GUIDE

| Model | Temperature Range | Package Option |
| :--- | :--- | :--- |
| ADP3152AR | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | SO-16 |

## COMPANY CONFIDENTIAL

Preliminary specifications subject to change without notice.

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADP3152 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.


Figure 1. ADP3152 Typical Application for Pentium II


Figure 2. Functional Block Diagram

## COMPANY CONFIDENTIAL

Figure 3. Efficiency vs. Output Current

Figure 6. Gate Switching Wafeforms for Figure 2

Figure 4. Frequency vs. Timing Capacitor

Figure 7. Driver Transition Waveforms
Figure 8. Transient Response-14A-0A

Figure 5. Gate Charge vs. Supply Current

Figure 9. Transient Response-0A-14A

Figure 10. Power On Startup Waveforms

Figure 11. Output Accuracy Distribution

ADP3152


Figure 12. Output Accuracy Test Circuit

## Application Information

The ADP3152 uses a current-mode, constant-off-time control technique to switch a pair of external N-channel MOSFETs in a synchronous buck converter application. Due to the constant-off-time operation, no slope compensation is needed. A unique feature of the constant-off-time control technique is that the converter's frequency becomes a function of the ratio of input voltage to output voltage. The off time is determined by the value of the external capacitor connected to the $\mathrm{C}_{\mathrm{T}}$ pin. The on time varies in such a way that a regulated output voltage is maintained.

The output voltage is sensed by an internal voltage divider which is connected to the Sense(-) pin. A voltage-error amplifier gm compares the values of the divided output voltage with a reference voltage. The reference voltage is set by an on-board 5 -bit DAC which reads the code present at the voltage identification (VID) pins and converts it to a precise value between 600 mV and 1.167 V. Refer to Table 1 for the output voltage vs. VID pin code information.
During continuous-inductor-current mode of operation, the voltage-error amplifier gm and the current comparator CMPI are the main control elements. During the on time of the high side MOSFET, the current comparator CMPI monitors the voltage between the Sense(+) and Sense(-) pins. When the voltage level between the two pins reaches the threshold level $\mathrm{V}_{\mathrm{T} 1}$, the high side drive output is switched to zero, which turns off the high side MOSFET. The timing capacitor $\mathrm{C}_{\mathrm{T}}$ is now discharged at a rate determined by the off time controller. In order to maintain a ripple current in the inductor, which is independent of the output voltage, the discharge current is made proportional to the value of the output voltage (measured at the Sense(-) pin). While the timing capacitor is discharging, the low side drive output goes high, turning on the low side MOSFET. When the voltage level on the timing capacitor has discharged to the threshold voltage level $\mathrm{V}_{\mathrm{T} 2}$, comparator CMPT resets the SR flip-flop. The output of the flip-flop forces the low side drive output to go low and the high side drive output to go high. As a result, the low-side switch is turned off and the high-side switch is turned on. The sequence is then repeated. As the load current increases, the output voltage starts to decrease. This causes an increase in the output of the voltageerror amplifier, which, in turn, leads to an increase in the current comparator threshold $\mathrm{V}_{\mathrm{T} 1}$, thus tracking the load current.
At low load currents, the periodic operation will be interrupted by the reset of the SR flip-flop, caused by voltage comparator CMPCS, which also monitors $\mathrm{V}_{\mathrm{T} 1}$. When $\mathrm{V}_{\mathrm{T} 1}$ decreases to its 10 mV minimum, comparator CMPCS will interrupt the periodic operation and inhibit both output FET drivers for at least one off time. The storage capacitor at the output of the converter will be drained by the load and the output voltage will droop. The decreasing output voltage will be sensed by the voltage-error amplifier gm, which, in turn, will increase the $\mathrm{V}_{\mathrm{T} 1}$ level. When $\mathrm{V}_{\mathrm{T} 1}$ exceeds the 10 mV threshold, the CMPCS comparator toggles and normal cycle-by-cycle operation will resume.
To prevent cross conduction of the external MOSFETs, feedback is incorporated to sense the state of the driver output pins. Before the low side drive output can go high, the high side drive output must be low. Likewise, the high side drive output is unable to go high while the low side drive output is high.

## Power Good

The ADP3152 has an internal monitor which monitors the output voltage and drives the PWRGD pin of the device. This pin is an open drain output whose high level (when connected to a pull-up resistor) indicates that the output voltage has been within a $\pm 5 \%$ regulation band of the targeted value for more than $500 \mu \mathrm{~s}$. The PWRGD pin will go low if the output is outside the regulation band for more than $500 \mu$ s.

## Output Crowbar

An added feature of using an N-channel MOSFET as the synchronous switch is the ability to crowbar the output with the same MOSFET. If the output voltage is $15 \%$ greater than the desired regulated value, the ADP3152 will turn on the lower MOSFET, which will current-limit the source power supply or blow its fuse, pull down the output voltage, and thus save the expensive microprocessor from destruction. The crowbar function releases at approximately $50 \%$ of the nominal output voltage. For example, if the output is programmed to 2.0 V but is pulled up to 2.3 V or above, the crowbar will turn on the lower MOSFET. If in this case the output is pulled down to less than 1.0 V , the crowbar will release allowing the output voltage to recover to 2.0 V .

## Shutdown

The ADP3152 has a shutdown pin which is pulled logic low by an internal resistor. In this condition the device functions normally. This pin should be pulled high externally to disable the output drives.

## Calculation of Component Values

The design parameters for a typical 300 MHz Pentium ${ }^{\circledR}$ II application (Figure 1) are as follows:
Input voltage:

$$
\mathrm{V}_{\mathrm{IN}}=4.9 \mathrm{~V}
$$

Auxiliary input:

$$
\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}
$$

Output voltage:

$$
\mathrm{V}_{\mathrm{O}}=2.8 \mathrm{~V}
$$

Maximum output current:

$$
\mathrm{I}_{\mathrm{OMAX}}=14.2 \mathrm{Adc}
$$

Minimum output current:
$\mathrm{I}_{\text {OMIN }}=0.8 \mathrm{Adc}$
Static tolerance of the supply voltage for the processor core:

$$
\begin{aligned}
& \Delta \text { vost+ }=100 \mathrm{mV} \\
& \Delta_{\text {Vost- }}=-60 \mathrm{mV}
\end{aligned}
$$

Transient tolerance (for less than $2 \mu \mathrm{~s}$ ) of the supply voltage for the processor core when the load changes between the minimum and maximum values with a di/dt of $30 \mathrm{~A} / \mu \mathrm{S}$ :

$$
\begin{aligned}
& \Delta V_{\text {OTR }+}=130 \mathrm{mV} \\
& \Delta \mathrm{~V}_{\text {OTR- }}=-130 \mathrm{mV}
\end{aligned}
$$

## COMPANY CONFIDENTIAL

Preliminary specifications subject to change without notice.

Input current di/dt when the load changes between the minimum and maximum values: less than $0.1 \mathrm{~A} / \mu \mathrm{S}$

The above requirements correspond to Intel's published power supply requirements based on VRM 8.2 guidelines.
Preferred nominal operating frequency in continuous-inductorcurrent mode (at minimum load; the frequency will decrease at maximum load due to the various voltage drops in the converter's power circuit):

$$
\mathrm{f}_{\mathrm{NOM}}=200 \mathrm{kHz}
$$

Maximum operating ambient temperature:
$\mathrm{T}_{\mathrm{A}}=50^{\circ} \mathrm{C}$, convection cooling.

## $\mathrm{C}_{\mathrm{T}}$ Selection for Operating Frequency

The ADP3152 uses a constant-off-time architecture with toff determined by an external timing capacitor $\mathrm{C}_{\mathrm{T}}$. Each time the high side N-channel MOSFET switch turns on, the voltage across $\mathrm{C}_{\mathrm{T}}$ is reset to approximately 3.3 V . During the off time, $\mathrm{C}_{\mathrm{T}}$ is discharged by a constant current of $65 \mu \mathrm{~A}$ to 2.3 V , that is by 1 V . The value of the off time is calculated from the preferred continuous-mode operating frequency. If we choose a nominal operating frequency of $\mathrm{F}_{\text {NON }}=200 \mathrm{kHz}$ at an output voltage of $\mathrm{V}_{\mathrm{O}}=2.8 \mathrm{~V}$. The corresponding off time is:

$$
t_{O F F}=\left(1-\frac{V_{O}}{V_{I N}}\right) \frac{1}{f_{N O M}}=2.14 \mu \mathrm{~s}
$$

The timing capacitor can be calculated from the equation:

$$
C_{T}=\frac{t_{O F F} \cdot 65 \mu A}{1 V}=139 p F
$$

The converter operates at the nominal operating frequency only at above specified $\mathrm{V}_{\mathrm{O}}$ and at light load. At higher $\mathrm{V}_{\mathrm{O}}$, and heavy load, the operating frequency decreases due to the parasitic voltage drops across the power devices. The actual minimum frequency at $\mathrm{V}_{\mathrm{O}}=2.8 \mathrm{~V}$ can be calculated as shown below (See Figure 13).
where
$\mathrm{I}_{\mathrm{IN}} \quad$ is the input dc current (assuming an efficiency of $90 \%, \mathrm{I}_{\mathrm{IN}}=9 \mathrm{~A}$ )
$\mathrm{R}_{\mathrm{IN}} \quad$ is the resistance of the input filter (estimated value: $7 \mathrm{~m} \Omega$ )
$\mathrm{R}_{\mathrm{DS}(\mathrm{ON}) \mathrm{HSF}}$ is the resistance of the high-side MOSFET (estimated value: $10 \mathrm{~m} \Omega$ )
$\mathrm{R}_{\mathrm{DS}(\mathrm{ON}) L S \mathrm{~F}}$ is the resistance of the low-side MOSFET (estimated value: $10 \mathrm{~m} \Omega$ )
$\mathrm{R}_{\text {SENSE }} \quad$ is the resistance of the sense resistor (estimated value: $7 \mathrm{~m} \Omega$ )
$\mathrm{R}_{\mathrm{L}} \quad$ is the resitance of the inductor (estimated value: $6 \mathrm{~m} \Omega$ )

## Inductor Selection

The inductor value can be calculated after determining the allowable amount of inductor ripple current. For continuous operation, and considering low-cost inductor core materials and acceptable core losses at the normal switching frequency, the usual peak-to-peak inductor ripple current ( $\mathrm{I}_{\mathrm{RPP}}$ ) is 20 to $30 \%$ of the maximum DC output current $\mathrm{I}_{\mathrm{OMAX}}$. Selecting $20 \%$ gives $\mathrm{I}_{\mathrm{RPP}}=2.84 \mathrm{~A}_{\mathrm{PP}}$. This gives a minimum inductor value of:

$$
L>\frac{V_{O} t_{O F F}}{I_{R P P}}=2.1 \mu \mathrm{H}
$$

The inductor peak current in normal operation is:

$$
\mathrm{I}_{\text {LPEAK }}=\mathrm{I}_{\mathrm{OMAX}}+\mathrm{I}_{\mathrm{RPP}} / 2=15.6 \mathrm{~A}
$$

The inductor valley current is:

$$
\mathrm{I}_{\text {LVALLEY }}=\mathrm{I}_{\text {LPEAK }}-\mathrm{I}_{\text {RPP }}=12.8 \mathrm{~A}
$$

The maximum AC rms inductor current is:

$$
I_{L A C R M S} \approx \frac{0.577 V_{O} t_{O F F}}{2 L}=0.81 \mathrm{Arms}
$$

The inductor for this application should have an inductance of $2.1 \mu \mathrm{H}$ at full load current and should not saturate at the worstcase overload or short circuit current at the maximum specified ambient temperature. A suitable inductor is the CTX12-13855 part from Coiltronics, which is $3.3 \mu \mathrm{H}$ at 1 A and about $2.5 \mu \mathrm{H}$ at 14.2 A ..
For applications with less than 10 A output current, surface mounted inductors may be used, such as the Coiltronics UNIPAK series, or the Coilcraft DO5022HC series.

## Tips for Selecting Inductor Core

Ferrite designs have very low core loss, so the design should focus on copper loss and on preventing saturation.
Molypermalloy, or MPP, is a low loss core material for toroids, and it yields the smallest size inductor, but MPP cores are more expensive than ferrite cores or the Kool $\mathrm{M} \mu^{\circledR}$ cores from Magnetics, Inc. The lowest cost core is made of powdered iron, for example the \#52 material from Micrometals, Inc., but yields the largest size inductor.

## $\mathbf{R}_{\text {sense }}$

The value of $\mathrm{R}_{\text {SENSE }}$ is based on the required output current. The current comparator of the ADP3152 has a threshold range which extends from 0 mV to 130 mV (minimum). Note that the full 130 mV range cannot be used for the maximum specified nominal current, as $10 \%$ headroom is needed for current ripple. Also an additional $10 \%$ headroom is set aside for transients and inductor core saturation.
The current comparator threshold sets the peak of the inductor current yielding a maximum output current $\mathrm{I}_{\mathrm{OMAX}}$ which equals the peak value less half of the peak-to-peak ripple current. Solv-

$$
f_{M I N}=\frac{1}{t_{O F F}} \cdot \frac{V_{I N}-I_{I N} R_{I N}-I_{O M A X}\left(R_{D S(O N) H S F}+R_{S E N S E}+R_{L}\right)-V_{O}}{V_{I N}-I_{I N} R_{I N}-I_{O M A X}\left(R_{D S(O N) H S F}+R_{S E N S E}+R_{L}-R_{D S(O N) L S F}\right)}=165 \mathrm{kHz}
$$

Figure 13.
Preliminary specifications subject to change without notice.
ing for $\mathrm{R}_{\text {SENSE }}$ and allowing a margin for tolerances inside the ADP3152 and in the external component values yields:

$$
\mathrm{R}_{\mathrm{SENSE}}=(130 \mathrm{mV}) /\left[1.2\left(\mathrm{I}_{\mathrm{OMAX}}+\mathrm{I}_{\mathrm{RPP}} / 2\right)\right]=6.9 \mathrm{~m} \Omega
$$

with a power rating of $(150 \mathrm{mV})^{2} /(6.9 \mathrm{~m} \Omega)=3.3 \mathrm{~W}$
Once $\mathrm{R}_{\text {SENSE }}$ has been chosen, the peak short-circuit current $\mathrm{I}_{\mathrm{SC}(\mathrm{PK})}$ can be predicted from the following equation:

$$
\mathrm{I}_{\mathrm{SC}(\mathrm{PK})}=(150 \mathrm{mV}) / \mathrm{R}_{\text {SENSE }}=(150 \mathrm{mV}) /(6.9 \mathrm{~m} \Omega)=21.7 \mathrm{~A}
$$

The actual short-circuit current is less than the above calculated $\mathrm{I}_{\mathrm{SC}(\mathrm{PK})}$ value because the off time rapidly increases when the output voltage drops below 1 V . The relationship between the off time and the output voltage is:

$$
t_{O F F} \approx \frac{C_{T} \cdot 1 V}{\frac{V_{O}}{360 k \Omega}+2 \mu A} \quad \text { for } V_{O} \leq 1 V
$$

With dead short across the output, the off time will be about $70 \mu \mathrm{~s}$. During that off time the inductor current gradually decays. The amount of decay depends on the L/R time constant in the output circuit. With an inductance of $2.1 \mu \mathrm{H}$ and total resistance of $23 \mathrm{~m} \Omega$, the time constant will be $91 \mu \mathrm{~s}$, which yields a valley current of 10 A and an average short-circuit current of about 16 A .
The peak load current below which cycle skipping operation commences is determined by the offset voltage of comparator CMPCS. This value, which is nominally 10 mV , and the value of the sense resistor set this current as follows:

$$
\mathrm{I}_{\mathrm{CYCLE} \mathrm{SKIP}} \approx(10 \mathrm{mV}) / \mathrm{R}_{\text {SENSE }}=0.01 / 0.0069=1.45 \mathrm{~A}
$$

## Current Transformer Option

An alternative to using an expensive low-value and high-power current sense resistor is to reduce the sensed current by using a low-cost current transformer and a diode. Then the current can be sensed with a small-size, low-cost SMT resistor. If we use a transformer with one primary and 50 secondary turns, the 21.7 A peak short-circuit current is reduced to 434 mA . The worst-case resistor dissipation is now $(150 \mathrm{mV})(434 \mathrm{~mA})=$ 65 mW . Refer to the demo board documentation for more details.

## Power MOSFET

Two external N-channel power MOSFETs must be selected for use with the ADP3152, one for the main switch, and an identical one for the synchronous switch. The main selection parameters for the power MOSFETs are the threshold voltage $\mathrm{V}_{\mathrm{GS}(\mathrm{TH})}$ and the on resistance $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$.
The minimum input voltage dictates whether standard threshold or logic-level threshold MOSFETs must be used. For $\mathrm{V}_{\mathrm{IN}}>8 \mathrm{~V}$, standard threshold MOSFETs $\left(\mathrm{V}_{\mathrm{GS}(\mathrm{TH})}<4 \mathrm{~V}\right)$ may be used. If $\mathrm{V}_{\text {IN }}$ is expected to drop below 8 V , logic-level threshold MOSFETs $\left(\mathrm{V}_{\mathrm{GS}(\mathrm{TH})}<2.5 \mathrm{~V}\right)$ are strongly recommended. Only logic-level MOSFETs with $\mathrm{V}_{\mathrm{GS}}$ ratings higher than the absolute maximum of $\mathrm{V}_{\mathrm{CC}}$ should be used.

The maximum output current $\mathrm{I}_{\mathrm{OMAX}}$ determines the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ requirement for the two power MOSFETs. When the ADP3152 is operating in continuous mode, the simplifying assumption can be made that one of the two MOSFETs is always conducting the average load current.

For $\mathrm{V}_{\mathrm{IN}}=4.9 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{O}}=2.8 \mathrm{~V}$, the maximum duty ratio of the high-side FET is:

$$
\mathrm{D}_{\mathrm{MAXHF}}=\left(1-\mathrm{f}_{\mathrm{MIN}} \cdot \mathrm{t}_{\mathrm{OFF}}\right)=(1-165 \mathrm{k} \cdot 2.14 \mu)=65 \%
$$

The maximum duty ratio of the low-side (synchronous rectifier) FET is:

$$
\mathrm{D}_{\mathrm{MAXLF}}=1-\mathrm{D}_{\mathrm{MAXHF}}=35 \%
$$

The maximum rms current of the high-side FET is:

$$
\begin{aligned}
& \mathrm{I}_{\text {RMSHS }}=\left[\mathrm{D}_{\text {MAXHF }}\left(\mathrm{I}_{\text {LVALLEY }}{ }^{2}+\mathrm{I}_{\text {LPEAK }}{ }^{2}+\mathrm{I}_{\text {LVALLEY }} \mathrm{I}_{\text {LPEAK }}\right) / 3\right]^{0.5} \\
& =11.5 \mathrm{Arms}
\end{aligned}
$$

The maximum rms current of the low-side FET is:

$$
\begin{aligned}
& \mathrm{I}_{\text {RMSHS }}=\left[\mathrm{D}_{\text {MAXLF }}\left(\mathrm{I}_{\text {LVALLEY }}{ }^{2}+\mathrm{I}_{\text {LPEAK }}{ }^{2}+\mathrm{I}_{\text {LVALLEY }} \mathrm{I}_{\text {LPEAK }}\right) / 3\right]^{0.5} \\
& \quad=8.41 \text { Arms }
\end{aligned}
$$

The $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ for each FET can be derived form the allowable dissipation. If we allow $5 \%$ of the maximum output power for FET dissipation, the total dissipation will be:

$$
\mathrm{P}_{\mathrm{FETALL}}=0.05 \mathrm{~V}_{\mathrm{O}} \mathrm{I}_{\mathrm{OMAX}}=2 \mathrm{~W}
$$

Allocating two-third of the total dissipation for the high-side FET and one-third for the low-side FET, the required minimum FET resistances will be:

$$
\begin{aligned}
& \mathrm{R}_{\mathrm{DS}(\mathrm{ON}) \mathrm{HSF}(\mathrm{MIN})}=1.33 / 11.5^{2}=10 \mathrm{~m} \Omega \\
& \mathrm{R}_{\mathrm{DS}(\mathrm{ON}) \mathrm{LSF}(\mathrm{MIN})}=0.67 / 8.41^{2}=9.5 \mathrm{~m} \Omega
\end{aligned}
$$

Note that there is a trade-off between converter efficiency and cost. Larger FETs reduce the conduction losses and allow higher efficiency but lead to increased cost. If efficiency is not a major concern the Fairchild MOSFET NDP6030L is an economical choice for both the high-side and low-side positions. That device has an $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ of $14 \mathrm{~m} \Omega$ at $\mathrm{V}_{\mathrm{GS}}=10 \mathrm{~V}$ and at $25^{\circ} \mathrm{C}$. The low-side FET is turned on with at least 10 V , the high-side FET, however, is turned on with only $12-3.5=8.5 \mathrm{~V}$ at the highest programmed output voltage. If we check the typical output characteristics of the device in the data sheet, we find that for an output current of 10 A , and at a $\mathrm{V}_{\mathrm{GS}}$ of 8.5 V , the $\mathrm{V}_{\mathrm{DS}}$ is 0.15 V , which gives a $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}=\mathrm{V}_{\mathrm{DS}} / \mathrm{I}_{\mathrm{D}}=15 \mathrm{~m} \Omega$. This value is only slightly above the one specified at a $\mathrm{V}_{\mathrm{GS}}$ of 10 V , so the resistance increase due to the reduced gate drive can be neglected. We have to modify, however, the specified $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ at the expected highest FET junction temperature of $175^{\circ} \mathrm{C}$ by a $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ multiplier, using the graph in the data sheet. In our case:

$$
\mathrm{r}_{\mathrm{DS}(\mathrm{ON}) \mathrm{MULT}}=1.7
$$

Using this multiplier, the expected $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ at $140^{\circ} \mathrm{C}$ is $1.7 \cdot 14=$ $24 \mathrm{~m} \Omega$.
The high-side FET dissipation is:

$$
\begin{aligned}
& \mathrm{P}_{\text {DFETHS }}=\mathrm{I}_{\mathrm{RMSHS}}{ }^{2} \mathrm{R}_{\mathrm{DS}(\mathrm{ON})}+0.5 \mathrm{~V}_{\mathrm{IN}} \mathrm{I}_{\mathrm{LPEAK}} \mathrm{Q}_{\mathrm{G}} \mathrm{f}_{\mathrm{MAX}} / \mathrm{I}_{\mathrm{G}}= \\
& \quad 3.62 \mathrm{~W}
\end{aligned}
$$

where the second term represents the turn-off loss of the FET. (In the second term $\mathrm{Q}_{\mathrm{G}}$ is the gate charge to be removed from the gate for turn-off and $\mathrm{I}_{\mathrm{G}}$ is the gate current. From the data sheet $\mathrm{Q}_{\mathrm{G}}$ is about $50 \mathrm{nC}-70 \mathrm{nC}$ and the gate drive current provided by the ADP3152 is about 1 A .)
The low-side FET dissipation is:

$$
\mathrm{P}_{\mathrm{DFETHS}}=\mathrm{I}_{\mathrm{RMSLS}}{ }^{2} \mathrm{R}_{\mathrm{DS}(\mathrm{ON})}=1.7 \mathrm{~W}
$$

(Note that there are no switching losses in the low-side FET.)
Preliminary specifications subject to change without notice.

## ADP3152

To remove the dissipation of the chosen FETs, proper heatsinks should be used. The Thermalloy 6030 heatsink has a thermal impedance of $13^{\circ} \mathrm{C} / \mathrm{W}$ with convection cooling. With this heatsink, the junction-to-ambient thermal impedance of the chosen FET will be 13 (heatsink-to-ambient) +2 (junction-tocase) +0.5 (case-to-heatsink) $=15.5^{\circ} \mathrm{C} / \mathrm{W}$.
At full load and at $50^{\circ} \mathrm{C}$ ambient temperature, the junction temperature of the high-side FET is:
$\mathrm{T}_{\text {JHSMAX }}=\mathrm{T}_{\mathrm{A}}+\theta_{\mathrm{JA}} \mathrm{P}_{\text {DFETHS }}=105^{\circ} \mathrm{C}$
The low-side FET junction temperature is:

$$
\mathrm{T}_{\mathrm{JLSMAX}}=\mathrm{T}_{\mathrm{A}}+\theta_{\mathrm{JA}} \mathrm{P}_{\mathrm{DFETLS}}=75^{\circ} \mathrm{C}
$$

All of the above calculated junction temperatures are safely below the $175^{\circ} \mathrm{C}$ maximum specified junction temperature of the selected FET.
The maximum operating junction temperature of the ADP3152 is calculated as follows:

$$
\mathrm{T}_{\mathrm{JICMAX}}=\mathrm{T}_{\mathrm{A}}+\theta_{\mathrm{JA}}\left(\mathrm{I}_{\mathrm{IC}} \mathrm{~V}_{\mathrm{CC}}+\mathrm{P}_{\mathrm{DR}}\right)
$$

where $\theta_{\mathrm{JA}}$ is the junction to ambient thermal impedance of the ADP3152 and $P_{D R}$ is the drive power. From the data sheet $\theta_{J A}$ is equal to $110^{\circ} \mathrm{C} / \mathrm{W}$ and $\mathrm{I}_{\mathrm{IC}}=2.7 \mathrm{~mA} . \mathrm{P}_{\mathrm{DR}}$ can be calculated as follows:

$$
\mathrm{P}_{\mathrm{DR}}=\left(\mathrm{C}_{\mathrm{RSS}}+\mathrm{C}_{\mathrm{ISS}}\right) \mathrm{V}_{\mathrm{CC}}^{2} \mathrm{f}_{\mathrm{MAX}}=307 \mathrm{~mW}
$$

The result is:

$$
\mathrm{T}_{\text {JICMAX }}=86^{\circ} \mathrm{C}
$$

## $\mathrm{C}_{\text {IN }}$ Selection and Input Current di/dt Reduction

In continuous-inductor-current mode, the source current of the high-side MOSFET is a square wave with a duty ratio of $\mathrm{V}_{\mathrm{O}} /$ $\mathrm{V}_{\mathrm{IN}}$. To keep the input ripple voltage at a low value, one or more capacitors with low equivalent series resistance (ESR) and adequate ripple-current rating must be connected across the input terminals. The maximum rms current of the input bypass capacitors is:
$\mathrm{I}_{\mathrm{CINRMS}} \approx\left[\mathrm{V}_{\mathrm{O}}\left(\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{O}}\right)\right]^{0.5} \mathrm{I}_{\mathrm{OMAX}} / \mathrm{V}_{\mathrm{IN}}=7 \mathrm{Arms}$
Let us select the FA-type capacitor with $1500 \mu \mathrm{~F}$ capacitance and 10 V voltage rating from Panasonic. The ESR of that capacitor is $45 \mathrm{~m} \Omega$ and the allowed ripple current at 100 kHz is 1.44 A . At $105^{\circ} \mathrm{C}$ we would need to connect at least five such capacitors in parallel to handle the calculated ripple current. At $50^{\circ} \mathrm{C}$ ambient, however, the ripple current can be increased by a factor of about 2.3, so three capacitors in parallel will suffice.
The ripple voltage across the three paralleled capacitors is:

$$
\begin{aligned}
& \mathrm{V}_{\text {CINRPL }}=\mathrm{I}_{\mathrm{OMAX}}\left[\mathrm{ESR}_{\mathrm{IN}} / 3+\mathrm{D}_{\mathrm{MAXHF}} /\left(3 \mathrm{C}_{\mathrm{IN}} \mathrm{f}_{\mathrm{MIN}}\right)\right]= \\
& \quad 258 \mathrm{mVpp}
\end{aligned}
$$

To further reduce the effect of the ripple voltage on the system supply voltage bus and to reduce the input-current di/dt to below the recommended maximum of $0.1 \mathrm{~A} / \mu \mathrm{s}$, an additional small inductor ( $\mathrm{L}>1.7 \mu \mathrm{H} @ 10 \mathrm{~A}$ ) should be inserted between the converter and the supply bus.

## $\mathrm{C}_{\mathrm{o}}$ Selection

The selection of the output capacitor is driven by the required (ESR) and capacitance $\mathrm{C}_{\mathrm{O}}$. The ESR must be small enough that both the output ripple voltage and the resistive voltage deviation due to a step change in the load current stay below
specified values. Assuming an output ripple voltage of $\mathrm{V}_{\text {ORIPPLE }}=40 \mathrm{mVpp}$, the allowed maximum ESR is:

$$
\mathrm{ESR}_{\mathrm{MAX} 1}=\mathrm{V}_{\mathrm{ORIPPLE}} / \mathrm{I}_{\mathrm{RPP}}=15.4 \mathrm{~m} \Omega
$$

The total static tolerance of the Pentium II processor is 160 mV . Taking into account the $\pm 1 \%$ output-voltage accuracy of the ADP3152 ( $\pm 28 \mathrm{mV}$, or the total deviation of 56 mV ), the allowed static voltage deviation of the output voltage when the load changes between the minimum and maximum value is $160-56=104 \mathrm{mV}$. Assuming a step change of $\Delta \mathrm{I}=\mathrm{I}_{\mathrm{OMAX}}{ }^{-}$ $\mathrm{I}_{\mathrm{OMIN}}=13.4 \mathrm{~A}$, and allocating all of the total allowed static deviation to the contribution of the ESR sets the following limit:

$$
\mathrm{ESR}_{\mathrm{MAX} 2}=0.104 / 13.4=7.8 \mathrm{~m} \Omega
$$

Because the second limit yields the smaller value, the output filter capacitor must have an ESR of less than $7.8 \mathrm{~m} \Omega$. One can use, for example, six FA-type capacitors from Panasonic with $1500 \mu \mathrm{~F}$ capacitance, 25 V voltage rating, and $45 \mathrm{~m} \Omega$ maximum ESR. The reason for selecting capacitors with 25 V rating is to reduce the total capacitance. Lower-voltage capacitors with the same ESR would have more capacitance than required for the optimal transient response. The six capacitors have a total ESR of $7.5 \mathrm{~m} \Omega$ when connected in parallel.

## Feedback Loop Compensation Design

To keep the peak-to-peak output voltage deviation as small as possible, the low-frequency output impedance (i.e., the output resistance) of the converter should be made equal to the ESR of the output capacitor. That can be achieved by having a fre-quency-independent voltage gain of the gm error amplifier. A frequency-independent gain requires that the gm amplifier is terminated by a compensating resistor. The required value can be calculated from the equation:

$$
\frac{36 \cdot R_{\text {SENSE }}}{g_{m}\left(240 \mathrm{k} \Omega / / R_{\text {COMP }}\right)}=7.5 \mathrm{~m} \Omega
$$

where gm ( $=2.2 \mathrm{~ms}$ ) and the quantities 36 and $240 \mathrm{k} \Omega$ are characteristic of the ADP3152. The calculated compensating resistance is:

$$
\mathrm{R}_{\mathrm{COMP}}=16 \mathrm{k} \Omega
$$

In order to reduce the offset between the inverting and noninverting inputs of the gm error amplifier, it is desirable to realize the compensating resistance by a voltage divider comprising two resistors connected between the $+12-\mathrm{V}$ supply and ground. The junction of the two resistors should be connected to the CMP pin and the open-circuit voltage of the divider should be around 2 V . An acceptable divider is $180 \mathrm{k} \Omega$ for the upper resistor and $27 \mathrm{k} \Omega$ for the lower resistor. A 220 pF capacitor may be added across the lower resistor if excessive supply noise coupled to the CMP pin effects the operation.

## Trouble Shooting

It is very important to verify that the circuit is functioning correctly in both continuous and cycle skipping modes. The waveform to monitor is the voltage on the $\mathrm{C}_{\mathrm{T}}$ pin. In continuous mode the voltage on the $\mathrm{C}_{\mathrm{T}}$ pin should be a sawtooth with a $1 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ swing. This voltage should never drop below 2 V . When the load current is low, cycle skipping operation occurs. The voltage on the $\mathrm{C}_{\mathrm{T}}$ pin now reaches ground for longer periods of
time. If the voltage on the $\mathrm{C}_{\mathrm{T}}$ pin stays at ground at high output currents, the ADP3152 is poorly decoupled or improperly grounded. Refer to the board layout guidelines below.

## Board Layout

A multilayer PCB is recommended with minimum two copper layers. One layer on top should be used for traces interconnecting low power SMT components. The ground terminals of those components should be connected with vias to the bottom traces connecting directly to the ADP3152 ground pins. One layer should be a power ground plane. If four layers are possible, one additional layer should be an internal system ground plane, and one additional layer can be used for other system interconnections.
When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the ADP3152. It is advisable to follow the evaluation board layout as closely as possible. If necessary, contact Analog Devices Application Engineering for layout suggestions.

## Board Layout Guidelines

1) The power loop should be routed on the PCB to encompass small areas to minimize radiated switching noise energy to the control circuit and thus to avoid circuit problems caused by noise. This technique also helps to reduce radiated EMI. The power loop includes the input capacitors, the two MOSFETs, the sense resistor, the inductor, and the output capacitors. The ground terminals of the input capacitors, the low-side FET, the ADP3152, and the output capacitors should be connected together with short and wide traces. It is best to use an internal power plane.
2) The PGND (power ground) pin of the ADP3152 must return to the grounded terminals of the input and output capacitors and to the source of the low-side MOSFET with the shortest and widest traces possible. The AGND (analog ground) pin has to be connected to the ground terminals of the timing capacitor and the compensating capacitor, again with the shortest leads possible, and before it is connected to the PGND pin.
3) The positive terminal of the input capacitors must be connected to the drain of the high-side MOSFET then to the lowside FET, (whose source is directly connected to the Ground plane) with the widest and shortest traces possible. To kill parasitic ringing at the input of the Buck inductor due to parasitic capacitances and inductances, a small ( $\mathrm{L}>3 \mathrm{~mm}$ ) ferrite bead is recommended to be placed in the drain-lead of the low-side FET. Also, to prevent additional dissipation of the high-side FET, a low voltage 1 A schottky diode can be connected between the input of the buck inductor and the source of the lowside FET.
4) The positive terminal of the bypass capacitors of the +12 V supply must be connected to the $\mathrm{V}_{\text {IN }}$ pin of the ADP3152 with the shortest leads possible. The negative terminals must be connected to the PGND pin of the ADP3152.
5) The sense pins of the ADP3152 must be connected to the sense resistor with as short traces as possible. Make sure that the two sense traces are routed together with minimum separation ( $<1 \mathrm{~mm}$ ). If remote voltage sensing is used from the CPU's $V_{C C}$ pins to the converter to improve load regulation, a $10 \Omega$ resistor should be connected form the current sense resistor to the re-
turn of the remote sense lead. The filter capacitors to ground at the sense terminals of the IC should be as close as possible $(<8 \mathrm{~mm})$ to the ADP3152. The common ground of the optional filter capacitors should be connected to the AGND pin of the ADP3152 with the shortest traces possible ( $<10 \mathrm{~mm}$ ).
6) The microprocessor load should be connected to the output terminals of the converter with the widest and shortest traces possible. Use overlapping traces in different layers to minimize interconnection inductance.

Table 1. Output Voltage vs. VID Code

| VID4 | VID3 | VID2 | VID1 | VID0 | VOUT |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 1 | 1 | 1 | 1.80 |
| 0 | 1 | 1 | 1 | 0 | 1.80 |
| 0 | 1 | 1 | 0 | 1 | 1.80 |
| 0 | 1 | 1 | 0 | 0 | 1.80 |
| 0 | 1 | 0 | 1 | 1 | 1.80 |
| 0 | 1 | 0 | 1 | 0 | 1.80 |
| 0 | 1 | 0 | 0 | 1 | 1.80 |
| 0 | 1 | 0 | 0 | 0 | 1.80 |
| 0 | 0 | 1 | 1 | 1 | 1.80 |
| 0 | 0 | 1 | 1 | 0 | 1.80 |
| 0 | 0 | 1 | 0 | 1 | 1.80 |
| 0 | 0 | 1 | 0 | 0 | 1.85 |
| 0 | 0 | 0 | 1 | 1 | 1.90 |
| 0 | 0 | 0 | 1 | 0 | 1.95 |
| 0 | 0 | 0 | 0 | 1 | 2.00 |
| 0 | 0 | 0 | 0 | 0 | 2.05 |
| 1 | 1 | 1 | 1 | 1 | ShutDown |
| 1 | 1 | 1 | 1 | 0 | 2.10 |
| 1 | 1 | 1 | 0 | 1 | 2.20 |
| 1 | 1 | 1 | 0 | 0 | 2.30 |
| 1 | 1 | 0 | 1 | 1 | 2.40 |
| 1 | 1 | 0 | 1 | 0 | 2.50 |
| 1 | 1 | 0 | 0 | 1 | 2.60 |
| 1 | 1 | 0 | 0 | 0 | 2.70 |
| 1 | 0 | 1 | 1 | 1 | 2.80 |
| 1 | 0 | 1 | 1 | 0 | 2.90 |
| 1 | 0 | 1 | 0 | 1 | 3.00 |
| 1 | 0 | 1 | 0 | 0 | 3.10 |
| 1 | 0 | 0 | 1 | 1 | 3.20 |
| 1 | 0 | 0 | 1 | 0 | 3.30 |
| 1 | 0 | 0 | 0 | 1 | 3.40 |
| 1 | 0 | 0 | 0 | 0 | 3.50 |

## COMPANY CONFIDENTIAL

Preliminary specifications subject to change without notice.

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

