ISP10160A/33 Intelligent SCSI Processor

Data Sheet

Features

- Supports a 33-MHz, 64-bit PCI host bus interface with a 264 MB/sec maximum PCI transfer rate.
- Compliance with *PCI Local Bus Specification* rev 2.1
- Compliance with ANSI draft T10/1302D SCSI-3 Parallel Interface (SPI-3)
- Supports Ultra3 (Fast-80) SCSI
- SCSI feature set: dual transition, CRC, domain validation
- Compliance with PCI Bus Power Management Interface Specification revision 1.0 (PC98)
- Supports one wide Ultra3 (Fast-80) SCSI channel
- Up to 160 Mbytes/sec parallel SCSI transfer rate
- Supports single-ended, low voltage differential (LVD) SCSI
- SCSI initiator and target modes of operation
- On-board RISC processor to execute operations at the I/O control-block level from the host memory
- Supports PCI dual-address cycle (64-bit addressing)

- No host intervention required to execute SCSI operations from start to finish
- Simultaneous, multiple logical threads
- JTAG boundary scan support

Product Description

The ISP10160A supports single channel, Ultra3 SCSI functionality and is pin compatible with QLogic's ISP12160A Ultra3 SCSI processor, as well as QLogic's ISP1280 dual channel SCSI processor. The ISP10160A is a single-chip, highly integrated bus master, single-channel SCSI I/O processor for SCSI initiator and target applications. This device interfaces the PCI bus to an Ultra3 SCSI bus and contains an on-board RISC processor. The product is a fully autonomous device, capable of managing multiple I/O operations and associated data transfers from start to finish without host intervention. The ISP10160A provides power management feature support in accordance with the *PCI Bus Power Management Interface Specification*. The ISP10160A block diagram is illustrated in figure 1.





Figure 1. ISP10160A Block Diagram

83116-580-00 C

1

ISP Initiator and Target Firmware

The ISP10160A firmware implements a cooperative, multitasking host adapter that provides the host system with complete SCSI command and data transport capabilities, thus freeing the host system from the demands of the SCSI bus protocol. The firmware provides two interfaces to the host system: the command interface and the SCSI transport interface. The single-threaded command interface facilitates debugging, configuration, and error recovery, while the multithreaded SCSI transport interface maximizes use of the SCSI and host buses. The ISP10160A can switch between initiator and target modes.

Subsystem Organization

To maximize I/O throughput and improve host and SCSI bus utilization, the ISP10160A incorporates a high-speed proprietary RISC processor; an intelligent SCSI bus controller (SCSI executive processor [SXP]); and a host bus, dual-channel DMA controller. The SCSI bus controller and the host bus DMA controller operate independently and concurrently under the control of the on-board RISC processor for maximum system performance. The ISP10160A RISC interface requires external program and data memory.

The complete I/O subsystem solution including the ISP10160A and associated supporting memory devices is shown in figure 2.



Figure 2. I/O Subsystem Design Using the ISP10160A

Product Architecture

The following sections describe the ISP10160A modules.

PCI Interface

The ISP10160A PCI interface supports the following:

- 33-MHz, 64-bit, intelligent bus master interface
- 64-bit (address and data), intelligent bus master, burst DMA host interface for fetching I/O control blocks and data transfers
- Supports PCI dual-address cycle (64-bit memory addressing)
- Backward compatible to 32-bit PCI
- Dual-channel DMA controller
- 1-Kbyte data DMA FIFO and a 128-byte command DMA FIFO with threshold control
- 16-bit PCI target mode for communication with host
- Pipelined DMA registers for efficient scatter and gather operations
- 32-bit DMA transfer counter for I/O transfer lengths of up to four gigabytes
- Support for subsystem ID
- Support for flash BIOS PROM and serial NVRAM
- Support for PCI cache commands
- 3.3-V and 5.0-V tolerant PCI I/O buffers

The ISP10160A is designed to interface directly to the PCI bus and operate as a 64-bit DMA bus master. This operation is accomplished through a PCI bus interface unit (PBIU) that contains an on-board DMA controller. The PBIU generates and samples PCI control signals, generates host memory addresses, and facilitates the transfer of data between host memory and the on-board DMA FIFO. It also allows the host to access the ISP10160A internal registers and communicate with the on-board RISC processor through the PCI target mode operation.

The ISP10160A supports the minimum power management capabilities specified in revision 1.0 of the *PCI Bus Power Management Interface Specification*, which defines power states D0QQ–D3, where D0 provides maximum power consumption and D3 provides minimal power consumption. The D3 power state is entered by either software (D3 *hot*) or by physically removing power (D3 *cold*). Hot and cold refer to the presence or absence of VCC, respectively.

The ISP10160A supports power states D0, D3 hot, and D3 cold.

The ISP10160A on-board DMA controller consists of two independent DMA channels that initiate transactions on the PCI bus and transfer data between the host memory and DMA FIFO. The two DMA channels consist of a command DMA channel and a data DMA channel. The command DMA channel is used mainly by the RISC

2

processor for small transfers such as fetching commands from and writing status information to the host memory over the PCI bus. The data DMA channels transfer data between the SCSI bus and the PCI bus.

The PBIU internally arbitrates between the data DMA channel and the command DMA channel and alternately services them. Each DMA channel has a set of DMA registers that are programmed for transfers by the RISC processor.

SCSI Executive Processor

The ISP10160A SXP supports the following:

- Ultra (Fast-20), Ultra2 (Fast-40), and Ultra3 (Fast-80) SCSI synchronous data transfer rates up to 160 MB/sec
- Asynchronous SCSI data transfer rates up to 12 MB/sec
- Programmable SCSI processor
 - Specialized instruction set with 16-bit microword
 - □ 512x16 internal RAM control store
- 32-bit, configurable SCSI transfer counter
- Command, status, message in, and message out buffers
- Device information storage area
- On-chip, multimode (LVD or single-ended) SCSI transceivers
- Programmable active negation

The SXP provides an autonomous, intelligent SCSI interface capable of handling complete SCSI operations. The SXP interrupts the RISC processor only to handle higher level functions such as threaded operations or error handling.

RISC Processor

The ISP10160A RISC processor supports the following:

- Execution of multiple I/O control blocks from the host memory
- Reduced host intervention and interrupt overhead
- One interrupt or less per I/O operation

The on-board RISC processor enables the ISP10160A to handle complete I/O transactions with no intervention from the host. The ISP10160A RISC processor controls the chip interfaces; executes simultaneous, multiple input/output control blocks (IOCB); and maintains the required thread information for each transfer.

Interfaces

The ISP10160A interfaces consist of the 64-bit PCI bus interface, SCSI interface, RISC interface, BIOS PROM interface, and NVRAM interface. Pins that support these interfaces and other chip operations are shown in figure 3.

Packaging

The ISP10160A is available in a 492-pin plastic ballgrid array (PBGA) package.

PLASH R0S RRM FLASH0E FLASH0E ACKACK 2 SCIENCE INTERFACE FLASH0E FLASH0E FLASH0E ATNATN 2 SCIENCE SCIENCE <th></th> <th></th> <th>ISP10160A</th> <th></th> <th></th>			ISP10160A		
FLASHOE FLASHOE ATIVATIN 2 1 - - -	FLASH BIOS PROM	FLASHCS	151 10100A	ACK/ACK 2/	SCSI BUS
BY/ESS 2 1	INTERFACE	FLASHOE		ATN/ATN 2/	INTERFACE
4 PUNIANA 11 FERS NTERFACE 4 10 2/ 1010 2/ 1010 2/ 1010 2/ 1010 2/ 1010 2/ 1010 2/ 1010 2/ 1010 2/ 1010 2/ 1010 2/ 1010 2/ 1010 2/ 1010 2/ 1010 2/ 1010 1000 1010 1000 1010 1000 1010 1000 1010 1000 1010 100 1010 100 1010 100 1010 100 1010 100 1010 100 1010 100 1010 100 1011 115 112 VD0A		FLASHWR		BSY/BSY 2/	
11 4 ECS30 2 INTERFACE IF ISC 2 10/00 2 RSGE0 2 10/10 RSGE0 2 SSDE0 1 10/10 RSGE0 1 1 1 10/10 RSGE0 1 1 1 1 10/10 RSGE0 1 1 1 1 1 10/10 RSGE0 1 1 1 1 1 1 <		* PDATA7-0			
NISC Z NITERFACE 4 ECS3-0 INTERFACE 16 ROPAR 19 RDATAIS-0 SDIT-0/SDIT-01 19 RDATAIS-0 SDIT-0/SDIT-01 19 RDATAIS-0 SDIT-0/SDIT-01 19 RDATAIS-0 SDIT-0/SDIT-01 10 ROPAR SUST 10 SUST SUST 11 SUST SUST 11 SUST SUST 11 SUST SUST	11	← ┥━─┐			
RISC INTERFACE 4 ECS30 IF IF 16, RADDRISO ISC ROPAR ISC ROPAR ISC					
RISC INTERFACE IF IC RADDRED IOCIS IC RADDRED IOCIS IC RADDRED IS IC RADDRED IS IC RADDRED IS IC IC <td></td> <td>4, <u>ECS3-0</u></td> <td></td> <td></td> <td></td>		4, <u>ECS3-0</u>			
Interview Interview <t< td=""><td>RISC</td><td>< ✓ IF</td><td></td><td></td><td></td></t<>	RISC	< ✓ IF			
15/ RADDR150 16/ RDATA150 17 REGET 18 REGET 19 TRET 10 REGET 10 REGET 10 REGET 18 REGET	INTERVICE	IOCS		✓ SD[15-0]/SD[15-0] 22	
16 RDATA15-0 RUPAR 4 RDPAR RDPAR ROPE RUPAR ROPE RUPAR ROPE RUPAR ROPE RUPAR RUPAR RUPAR REGO CLK CLK CLKOUT CLKOUT RUPAR REGO RUPAR PULPUR REGO REGO CLK CLK CLK CLK CLK CLK CLK CLK CLK CLK REGO REGO RE		16 RADDR15-0			
PCLBUS ACK64 43 ADBRATB 43 WE 43 WE 43 ADBRATB PCLBUS ACK64 BAS RES BAS RES BAS BAS BAS RES BAS BAS BAS		16 RDATA15-0			
RISCSTB RISCSTB RRUCK ROCE RRUCK ROCE RRUCK NVCLK NVDATI NVDATI NVDATO Address BAS_RES MISCELLANEOUS CLK CLK CLK CLK CLK CLK CLK CLK POUE PARM PEREN AND GROUND 42 VDDA 12 VDA 42		RDPAR			
ROE TRIG WE WCLK NVCLK NVDATO BIAS_RES BSVLED CLK CLK CLK CLK CLK CLK PLLCNT PLICNT PLICNT PLICNT PLICNT PLICNT PLICNT POD0 TDI TDI TDI TBST TOL TBST TOL TDI TDI TSTOUT TIS <		RISCSTB			55
TRIG NVCA 43 WE ACK64 ACK64 ACK64 BLS_RES MISCELLANEOUS CLK CLK CLK CLK CLK BLOOD TRDY PARe POD TRDY TREST TSTOP <tr< td=""><td></td><td>ROE</td><td></td><td></td><td></td></tr<>		ROE			
A3 WE NVDATI PCI BUS INTERFACE ACK64 B3/ BGNT NVDATI BGNT BGNT BGNT BGNT BGNT BCLK BGRT BCLK BGRT BCLK BGRT BCLK BCC BCLK BGNT BCC BGNT BCC BCC BCC		TRIG		NVCLK	NVRAM
PCI BUS INTERFACE ACK64 AD630 ACK64 AD630 MIXENDATO PCI BUS INTERFACE 64/AD630 BCLK BIAS_RES BAS_RES MISCELLANEOUS BGNT BRC BGNT BRC BGNT BCVSEL BRC CLKOUT CMOCH DEVSEL INTA INTA PRERF PRERF PRERF PRERF PERFR PRERF PERFR PLUDT PODO TCK TOO TCK TREOT TREOT 30 TREOT 12/ VDD4 4/ VDD55 12/ VDD4 12/ VDD4 12/ VDD4 12/ VDD4 12/ VDD4 13/ VDSSCSI 14/ VSSA 15/ VSSA	13	■ WE		NVCS	INTERFACE
PCI BUS INTERFACE ACK64 B4///AD630 4 BAS_RES BIAS_RES BREQ BCLK BREQ CBE70 CLK CLK DEVSEL CLK BREQ CLK BREQ CLK CLK CLKOUT CMDCH DATCH DATCH DATCH BREQ M66EN PAR PLIFILTER PLICNT BR PAR PLICNT PAR FEST POWER 12/ AND GROUND 12/ 174 VSSS 174 VSSSCSI	43	1			
PCI BUS INTERFACE AUX83 64, ADB30 BEC 64, ADB30 BRE0 BRE0 BRE0 FRAME BIAS_RES BSYLED MISCELLANEOUS 0 BRE0 FRAME CBE70 BSSL CLK CLKOUT CMOCH OPENSEL 0 FRAME FRAME CMOCH DISSL DATCH 0 FRAME PLIFILTER PLLFILTER PAR64 FRE064 FRE07 BRE07 0 TESTS TCK TD 0 TESTS TESTS TSTOUT 0 12, VDD4 TSTOUT 115 0 T2, VDD4 TSTOUT 115 0 T2, VD55 VSS 42					4
INTERVACE USC BUILS BOULK BOULK BOULK BSVLED BREQ CLK CLK CLK BSVLED CLKOUT CLKOUT CLKOUT CLK OLKOUT CLKOUT CLKOUT OLKOUT CLKOUT CLKOUT CLKOUT OLKOUT CMBCH OLKOUT CLKOUT OLKOUT CMBCH OLKOUT OLKOUT IRDY IRDY NC (NO CONNECT) 88, PLICNT PLICNT RESET PLICNT POD TCK TDI TDI TDI TDI TDI TDI TDI TDI TDI TDI TDI TDI TSTOT TIS 90 TRDY TSTOT TIS 90 TRDY YDDA TSTOT TIS 18, VDDSCSI 39, VSS VSSA 492	PCI BUS				4
BREO BREO 8, CBE70 9, DEVSEL CLK CLK CLK CLKOUT CMDCH DEVSEL IDSELA IDSELA IDSELA IDSELA IDSEL IDSELA IDSEL IDSELA IDSEL IDSELA IDSELA IDSELA IDSER IDSELA IDSER IDSER PULCNT PULCNT POD TCK TDO TEST6 TMS TRST TRST TSTOUT 115 VDDS 12, VDDA 12, VDDA 12, VDDA 12,	INTERFACE			BIAS RES	
BREC BREC B CEF70 CLK CLKUT CLKUT CLKUT CLKUT CMDCH Darch INTA				BSYLED	MISCELLANEOUS
8, CBE70 DEVSEL FRAME GPC3-0 IDSEL JOSEL INTA GPC3-0 INTA GPC3-0 INTA M66EN PAR64 PLLFILTER PLLTD POD TCK POD RESET TDI RESET TDI SERR TSTOP 90 TRDY 12, VDD4 4, VDD5 12, VDD4 4, VD555 92, VSS 18, VD5551 92, VSS 18, VD5551 92, VSS 18, VSSSCSI 422 422		BREQ		CLK	
DEVSEL CMOCH FRAME IDSEL IDSEL IDSEL IDSEL IDSEL IDSEL IDSEL INTA IDENE INTA IDENE INTA NC (NO CONNECT) PAR PLLCNT PLLCNT PLLCNT PLLTD POD TCK TCK TESTS TESTS TESTS TESTS TSTOUT 115 POWER 12, VDD4 4, VDDS5 VDA 42, VDD4 42		8, CBE7-0			
FRAME DATCH IDSEL INTA INTA INTA IND GROUND INTRO <		DEVSEL		CMDCH	
IDSEL INTA INTA INTA IRDY IRDY PAR NC (NO CONNECT) PAR PLLCNT PAR PLLCNT POD TCK REG64 TCK REG64 TCK POD TCK TOD TEST5 TEST5 TEST5 TSTOP TRST 90 TRDY 12 VDD4 4/ VDD55 VDDA 18/ 92/ VSS VSSA 18/ 174 12/ 174 12/		FRAME		DATCH	
INTA INTA IRDY IRDY M66EN NC (NO CONNECT) PAR4 PLLCNT PLCNT PLLCNT PLLTITER PLLTITER POD TCK TDI TOO TOO TEST5 TEST5 TEST5 TEST5 TEST5 TEST5 TEST5 TROY TROY 90 12/ VDD4 28/ VDD4 28/ VDA 18/ VDA 18/ VDA 18/ VSSA 4/2 VSSA 4/2		IDSEL		GPIO3-0 4	
IRDY NC (NO CONNECT) 88, M66EN PAR64 PLUTD PAR64 PERR PLUTID POD TCK TDI TDI TCK TDI SERR TEST5 TEST5 TRDY TRDY TRST 90 TRDY TSTOUT 90 TRDY 115				IDENB	
M66EN PAR PAR PAR PAR PAR PERR PULFILTER POD TCK TDI TCK TDO TEST5 TEST4-0 5, TMS TRST TRST TSTOUT 4, VDD4 4, VDDS5 VDDA 18, VSSA 492		IRDY		NC (NO CONNECT) 88	
PAR PAR64 PAR64 PLLFILTER POWER RESET 12/ VDD4 28/ VDD 4/ VDDS5 VDDA 18/ 12/ VSSA 12/ VSSA 4/ VSSSCSI 92/ VSS 115 492		M66EN		PLLCNT	
PAR64 PERR REQ64 RESET 3 SERR 90 90 90 90 12/ VDD4 4/ VDD55 VDDA 18/ VDD55 18/ VSSA 174 174 174 174 174 174 174 174		← PAR →			
PERR POD REG64 RESET RESET TCK SERR TDO SERR TEST5 TEST5 TEST4-0 TRDY TRST TRST TSTOUT YDDA YDDA 4/ YDDSCSI 92/ YSS 118/ YDSSCSI 92/ YSS 118/ YSSSA 492		AR64			
REQ04 RESET RESET TD SERR TDO STOP TEST5 TEST5 TEST4-0 TMS TRST TRST TSTOUT 115 VDD4 28, VDD VDD4 4, VDDS5 VDD 92, VSS VSS 118, VDDSCSI 92, VSS 1174 VSSSCSI 492 492					
RESET TDO SERR TEST5 TEST5 TEST5 TMS TRST TRST TSTOUT 112 VDD4 28 VDD 4/ VDDS5 VDDA 18 92 VSS 114 VSSSCSI					
STOP TEST5 90 TRDY 90 TRDY 12/ VDD4 28/ VDD 4/ VDDS5 VDDA 18/ 92/ VSS 18/ VSSA 174 18/				TDO	
90 TEST4-0 5, 90 TRDY TMS POWER 12, VDD4 28, VDD TRST 4, VDDS5 TSTOUT 92, VSS VSSA 114 18, VSSSCSI 492 492				TEST5	
90 POWER AND GROUND 12, VDD4 28, VDD 4, VDDS5 VDDA 18, VDDSCSI 92, VSS 174 18, VSSSCSI 492 492 492				TEST4-0 5/	
POWER AND GROUND 12/ 28/ 4/ VDD4 4/ VDDS5 VDDA 18/ VDDSCSI 92/ VSS 18/ VSSA 18/ VSSSCSI 92/ VSS	90	← →		TMS	
POWER AND GROUND 12, VDD4 28, VDD 4, VDDS5 VDDA TSTOUT 18, VDDSCSI 92, VSS VSSA 115 174 18, VSSSCSI 492		1		TRST	
AND GROUND 28, VDD 4, VDDS5		12, VDD4		TSTOUT	
4/ VDDS5 VDDA 18/ VDDSCSI 92/ VSS VSSA 18/ VSSCSI 92/ VSS	AND GROUND	28, VDD			115
VDDA 18, VDDSCSI 92, VSS VSSA 18, VSSSCSI 418, VSSSCSI 492		4, VDDS5	1		
18, VDDSCSI 92, VSS VSSA VSSSCSI 174 492		VDDA	1		
92, VSS VSSA 174 18, VSSSCSI 492		18, VDDSCSI	1		
174 VSSA 18, VSSSCSI 492		92, VSS	1		
174 18, VSSSCSI 492		VSSA	1		
		18, VSSSCSI	1		
	174	/	492		

Figure 3. ISP10160A Functional Signal Grouping

Specifications are subject to change without notice. QLogic is a trademark of QLogic Corporation.

glogic

©January 10, 2001 QLogic Corporation, 26600 Laguna Hills Drive, Aliso Viejo, CA 92656, TEL: (800) 867-7274 or (949) 389-6000

4