# int<sub>el</sub>.

### Intel<sup>®</sup> 848P Chipset Customer Reference Board Schematics

For use with the Intel<sup>®</sup> 848P Chipset Platform Design Guide

September 2003

Document Number: 253661-002

### intel

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. INTEL PRODUCTS ARE NOT INTENDED FOR USE IN MEDICAL, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS.

Intel may make changes to specifications and product descriptions at any time, without notice.

The Intel<sup>®</sup> 848P chipset may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Intel and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

\*Other names and brands may be claimed as the property of others.

Copyright © 2003, Intel Corporation

# intel

### **Revision History**


Rev. No.	Description	Rev. Date
-001	Initial Release.	August 2003
-002	Renamed pins labeled TestPxxx to final pin name	September 2003
	<ul> <li>Changes to test points TestP2 &amp; TestP3</li> </ul>	


## intel


This page is intentionally left blank.


	CR-1 B		7	Б		5	4	З
				/				
				$(\mathbb{H})$		$4 \ge \square$	CHIPSE	
							CE SCH	
D								
	PAGE #	COMF	PONENT/FUNCTI	ON	PAGE #	COMPONEN	IT/FUNCTION	
	1	INDEX	PAGE		52	AUDIC: FRONT I	PANEL HEADER AND MIC-IN	INFORMATION IN THIS DOCUMENT No license, express or implie
_	2	TABLES	: BLOCK DIAGRAM		5.3	AUDIO: AUDIO (	DUTPUTS, SURROLIND SOLIND OUTPUTS	PROPERTY RIGHTS IS GRANTED BY
	.3	TABLES	: RESET MAP		54	AUDIO: AUDIO J	ACK SENSING	AND CONDITIONS OF SALE FOR SU
	4	TABLES	: CLOCK DISTRIBUTION		55	AUDIO: AUDIO V	REG	AND INTEL DISCLAIMS ANY EXPRE
	5	CORE:	CPU CONNECTOR		56	ТРМ		OF INTEL PRODUCTS INCLUDING L
	6	CORE:	CPU TERMINATION & MISC F	Р∕П, Р∕П	57	SATA: SATA HEA	DERS	PARTICULAR PURPOSE, MERCHANTA
С	7	CORE:	CPU ANALOG PLL FILTER		58	FWH: MFG MODE	AND RECOVERY JUMPERS	OTHER INTELLECTUAL PROPERTY R
	8-14	CORE; B	1480-ИСН, ИСН ТЕRNINATION/ЭТВАР	PING/TEST POINTS	59-60	SIO: B2BØ1EB/B	28Ø1ER	MEDICAL, LIFE SAVING, OR LIFE
	15	CORE:	CK_409 (MAIN CLOCK GENER	ATOR)	61	SIO: FLOPPY		
	16	CORE:	AGP CONN & AGP DECOUPLIN	IG & TERM	62	SIO: KEYBOARD	& MOUSE PORTS (PS/2)	INTEL MAY MAKE CHANGES TO SPE
	17	BLANK			6.3	SIO: PARALLEL	PORT	WITHOUT NOTICE_
	18		AGP SWING/VREF		64	SIO: COM1		DESIGNERS HUST NOT RELY ON TH
	19	CORE:	DDR CHANNEL A DIMM CONNE	ICTORS	65	HECETA4 & HECE	ТАБ	INSTRUCTIONS NARKED "RESERVED
	20-21	CORE:	DDR CHANNEL A SERIES TER	MINATION	66	PC SPEAKER		DEFINITION AND SHALL HAVE NO
	22	CORE:	DDR CHANNEL A VTERM DECC		67	2XB FRONT PANE	L HEADER	INCOMPATABILITIES ARISING FRO
	2.3	BLANK			68	FAN: FAN HEADE	RS (3)	
	24-25	BLANK			69	VREG: POWER CC	NNECTOR; 2X10 AND 2X2	THE INTEL(R) PENTIUM 4 PROCES
в	26	BLANK			70	UREG: 2.5U MEM	IORY, 1.30 MEMORY UTT	MAY CONTAIN DESIGN DEFECTS OR
	27-30	I CH5:	B2BØ1EB/B2BØ1ER I/O CONT	ROLLER HUB	71	PCB MOUNTING H		TO DEVIATE FROM PUBLISHED SPE
	31	I CH5:	ICHS PULL-UP/PULL-DOWNS	& DECOUPLING	72		PCIVAUX, TURN-ON SEQUENCER	AVAILABLE ON REQUEST.
	32		LCI TO 82547EI/82552EZ(EX)(ET)(E	H) /CNR ROLLTING OPTION		UREG: WAKE ON		
	.3.3		IDE PRIMARY & SECONDARY		74		USB MAGJACK CONN	CONTACT YOUR LOCAL INTEL GALE
	.34		USB DOUBLE STACK; BACK F	PANEL LEFT	75		USTBY, 1.70 DAC	SPECIFICATIONS AND BEFORE PL
			USB ROLITING OPTION		76	VREG: BULK DE		COPIES OF DOCUMENTS WHICH HA
	<u>.36</u> .37		USB FRONT PANEL/CNR VREG			VREG: PROCESS	DR SELECT/ LAN VREG	DOCUMENT, OR OTHER INTEL LIT
	.38-40		USB FNT PANEL & BACK PAN PCI SLOTS 1 - 3	NEL RIGHT LUNN	<u>79</u>		N REGULATOR (VCCP); CONTROLLER	INTEL CORPORATION
	41		PCI SLOT DECOUPLING & TE		80		N REGULATOR (VCCP); 1 & 2 PHASE	WWW_INTEL_COM
	42	CNR:	CNR CONNECTOR		81		N REGULATOR (VCCP); 3RD PHASE	
	4.3-46		B2547EI/B2552EZ(EX)(ET)(E	 IMD	82		DUPLING, 12V FILTER INDUCTOR	INTEL ANG PENTIUN 4 ARE TARG
A	47		NTERFACE REFERENCE		83		ECT/PASSIVE BLEED/FRONT PANEL	NOTHER NAMES AND BRANDS MAY
	48		CODEC (ADI1BB5, ADI1BBE	5 OR CS4201)	84		E & CUB DECOUPLING	
	49		CODEC FILTERING CAPS		85		IERMAL CIRCUITRY	
	50		CD-IN: ATAPI HEADERS, L	INE IN	86	CORE: ITP (SP		
	51		TRUE LINE-OUT					SCHEMATIC TITLE
								INTEL(R) B4E PAGE TITLE:
							DRAWING	INTEL PLATFO IQQU PQAIQI Folson, Calif
L	В		7	Б		5	4	3
					l			

2 1	
STOMER	
CS	D
IS PROVIDED IN CONNECTION WITH INTEL(R) PRODUCTS. ED, by Estoppel or otherwise, to any intellectual	
Y THIS GOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS UCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, ESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A ABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR RIGHT. INTEL PRODUCTS ARE NOT INTENDED FOR USE IN E SUSTAINING APPLICATIONS. ECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME	С
HE ABSENCE OR CHARACTERISTICS OF ANY FEATURES OR D. OK "UNDEFINED". INTEL RESERVES THESE FOR FUTURE	
RESPONSIBILITY WHATSOEVER FOR CONFLICTS OR OM FUTURE CHANGES TO THEM. SSOR AND THE INTEL(R) B48P CHIPSET PLATFORM R ERRORS KNOWNAS ERRATA WHICH MAY CAUSE THE PRODUCT ECIFICATIONS.CURRENT CHARICTERIZED ERRATA ARE ES OFFICE OR YOUR DISTRIBUTOR TO OBTAIN THE LATEST LACING YOUR PRODUCT ORDER.	в
AVE AN ORDERING NUMBER AND ARE REFERENCED IN THIS Terature, May be obtained from:	
GEMARKS OR REGISTERED TRAGEMARKS OF INTEL Ries in the United States and other countries. Be claimed as the property of others.	A
E: IBP CHIPSET CUSTOMER REFERENCE BOARD REV: REV:	
ORM APPS ENG. LAST REVISED: SHEET: ITE CITY ROAD FORNIA RESEAR THU SOP 04 10:25:40 2003 1	
2 1	










2	1	
H_TEST:		
н_ ВРИ5_Р		
н_ВРИ4_Р Н_ВРИ<2.		
	l i	
H_TEST	HI_B IN B	
FP_RST H_TEST	LIBRE DUI 86	
C2EIL_		
P_GTLREF2	PLACE CAP NEXT	
H_TESTH		
т 		
	DUT <sup>60</sup>	
н_теят н_f		
H_PRO		c
H_5		-
н_Т		
н_Т		
н_Т н_Т		
<u>н_</u> Т	RATE IN 5 85	
	·	
BOOTSE	LECT_DUT 70	
NC		
E12, AE12, AEB, AEB, AE		
	20 20 214, 6612, 6615, 665, 665, 142, 612, 66, 625, 60, 7 142, 615, 66, 625, 50, 75, 51, 51, 51, 51, 51, 51, 51, 51, 51, 5	-
21 AFIS AIB AIG AIA	- Afs, Aio, Ab, Aso, Bi 5, Bi 5, 9	B
81, 829, 76, 73, 724, 72	1,05,02,325,025,v26	
K3, K24, K21, E25, E4, E 5, F14, F12, F10, FB, F5, J	1, E23, M5, M2, M25, M22 F2, F25, F22, G5, G3, G24	
116, 08, 06, 03, 024, 021 126, 88, 84, 823, 820, C	A18, A22, A25 1, L2, A5, A2, A25 2, 52, 65, 62, 63, 624 1, 25, 15, 21, 51, 51, 58, 67 1, 25, 15, 21, 51, 51, 58, 67 1, 49, 425	
	1	
57, 462, 5, 95, 4, 95, 4, 1 33, 4524, 4521	59 3,AD18,AD16	
33, AB24, AB21		
(STB OR STBP/STBN)		
-25 MILS,		
) +/-10 MILS OF EACH		A
2:		
	DEFEDENCE POODO	
BP CHIPSET CUSTOMER	REFERENCE BOARD	
PENTIUM 4 PROCES		
RN APPS ENG. LAST REVIS		
	04 10:25:45 2003 5	
2	1	
~		




Γ	CR-7	В	7	Б	5	4	З	
	_				SUPPLY FI	LTER		
				FB.3C1 Емртү Б02206-014 2	L.3C1 10UH IND 721801-000 2 2 721801-000 2 2 721801-000 2 721801-000 2 721801-000 2 721801-000 2 721801-000 2 721801-000 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7			
С						1 C3C11 		
	-						<u>204</u> <b>TIT</b> 5	
в					OTE: IPONENTS AS CLOSE AS POSE TH TO CAPS MUST BE NO SMA	SIBLE TO PROCESSOR SOCKE	<u>asa</u> <u>DUT</u> ⁵ IT	
_	-							
A								
							SCHEMATIC	TITLE:
						<u>DRAWI</u>	NG PAGE TITL	_E:
		В	7	Б	5	4	з	

2		1		
				U U
				В
				A
	LY F	REFERENCE BOAR ILTER 260: 24 10: 25: 49 20 1	REV:	


ся-в В	7 6	5	4	3	2	1
c	s tr	A       D25       HA 3*         4       D36       HA 4*         5       L23       HA 4*         5       L23       HA 5*         4       D36       HA 5*         5       L23       HA 5*         4       D36       HA 4*         5       L23       HA 5*         4       D36       HA 5*         5       L23       HA 5*         4       C38       HA 5*         4       C38       HA 10*         4       C38       HA 118*         4       C38       HA 118*         4       C38       HA 118*         12       E333       HA 118*         13       F25       HA 128*         14       HA 128*       HA 128*         15       J24       HA 128*         14       F28       HA 220*         32       F28       C34         32       F28       HA 226*         32       F28       HA 226*         32       F28       HA 226*         32       F28       HA 226*         32       F28       HA 226* <t< th=""><th>?       B2B4BP         REU=1.0       H02**         ?       H02**         POF 5       H01**         H02**       H02**         H02**<!--</th--><th></th><th>ā</th><th></th></th></t<>	?       B2B4BP         REU=1.0       H02**         ?       H02**         POF 5       H01**         H02**       H02**         H02** </th <th></th> <th>ā</th> <th></th>		ā	
в		REQ<4     B29     HREQD*       123     HREQD*       123     HREQD*       123     HREQD*       123     HREQD*       1220     HREQD*       1210     HREQD*       HADSTED*     HADSTED*       HADSTED*     HADSTED*       STENCD**     C19       DBI <d**< td="">     C17       STENCD**     C19       HDSTEND*     DINUD*       STENCD**     C19       DBI&lt;1&gt;*     L19       BINU1*     L19       DBI&lt;1&gt;*     L17       STENC2**     C19       DBI&lt;2&gt;*     C17       DBI&lt;2&gt;*     C19       BINU1*     HDSTBN1*       DBI&lt;2&gt;*     C17       DBI&lt;2&gt;*     C17       BINU1*     HDSTBP2*       DBI&lt;2&gt;*     C17       DBI&lt;2&gt;*     D12       BINU2*     HDSTBN2*       DBI&lt;2&gt;*     D12       DBI&lt;3&gt;*     D12       DBI&lt;3&gt;*     C15</d**<>	H117       H1         H118       H1         H1118       H1         H1118       H1         H1118       H1         H1114       H1         H1144       H1         H1444       H1         H1444       H1         H1444       H1         H1444       H1         H1444       H1         H1			-
A		AD S*F 27 DEFAD S* HTRDY*DRDY*D24 DRDY*DRDY* DRDY*DRDY*G24 DRDY*DRDY* DRDY*DEFER*L21 HITM*DEFER* HITM*HITM*E23 FER*HITM*E23 E30 HITM*DCK*B240 BNR*BNR*B240 BDRI*DBSY*E27 BSY*BS220 BSY*BS28 CPURST*CPURST*EB0 CPURST*LCCMPE24 CPURST*LRCOMPE24 CPURST*LRCOMPE24 LCSNINGLRCOMPE24 HDSWINGLRCOMPE24 HDSWINGLRCOMPE24 HDVREF	HU55* 011 55 HD55* 011 55 HD57* 011 57 HD58* 059 HD59* 059 HD59* 059 HD50* 059 HD51* 059 HD53* 0			-
В	7 6	5	4	DRAWING INTEL	B4BP CHIPSET CUSTOMER     INTEL(R) 848P CHIP     PART 2 OF 5     PLATFORM APPS ENG. LAST REVI	PSET MCH REV:

<u>CR-8</u>	В	7	Б	5	4	З	2	1	
с со- а		$M_{MAA} = A(120)$ $M_{MAA} = A(120)$ $M_{MAA} = A(120)$ $M_{MAA} = A(120)$ $M_{MAB} = A(51)$ $M_{M} = A \times $ $M_{M}$	A134       SMAA_A2       REU=1.2         AL33       SMAA_A1       3 OF 5         AK32       SMAA_A2       AK32         AAX31       SMAA_A2       AK32         AAX31       SMAA_A3       AA         AL33       SMAA_A2       AS         AAX31       SMAA_A2       AS         AAX35       SMAA_A3       AA         AL36       SMAA_A3       AA         AL25       SMAA_A5       AA         AA25       SMAA_A5       AA         AA25       SMAA_A5       AA         AA25       SMAA_A5       AA         AA25       SMAA_A6       AA         AA25       SMAA_A6       AA         AA23       SMAA_A12       AA         AA23       SMAA_A12       AA         AA23       SMAA_A6       AA         AA23       SMAA_A12       AA         AA23       SMAA_A12       AA         AA23       SMAA_A12       AA         AA23       SMAA_A12       AA         AA34       SMAB_A3       AA         AB34       SWE_A       A         SCCS_A2       AA         AA23	SDQS_A22       AN11         SDQ_A2       AP10         SDQ_A1       AP11         SDQ_A2       AN13         SDQ_A3       AM10         SDQ_A4       AL10         SDQ_A5       AL10         SDQ_A6       AL12         SDQ_A6       AP13         SDQ_A7       AP13         SDQ_A7       AP13         SDQ_A7       AP13         SDQ_A7       AP13         SDQ_A6       AL12         SDQ_A7       AP13         SDQ_A7       AP13         SDQ_A7       AP13         SDQ_A7       AP13         SDQ_A7       AP13         SDQ_A7       AP14         SDQ_A12       AP14         SDQ_A12       AL18         SDQ_A12       AP13         SDQ_A12       AP14         SDQ_A12       AP13         SDQ_A12       AP14         SDQ_A12       AP13         SDQ_A13       AP14         SDQ_A14       AP18         SDQ_A12       AP23         SDQ_A21       AP24         SDQ_A22       AP27         SDQ_A22       AP29 <t< th=""><th><math display="block">M_{DQS} = A &lt; 7 . D &gt; ET =  <math display="block">M_{DQS} = A &lt; 7 . D &gt; ET =  M_{DQS} = A &lt;</math></math></th><th></th><th></th><th></th><th></th></t<>	$M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A < 7 . D > ET =  M_{DQS} = A <$				
в			AK33 AK34 AK34 SCMDCLK_A3 AL15 SCMDCLK_A4 AL15 SCMDCLK_A4 P31 SCMDCLK_A5 P32 SCMDCLK_A5 P32 SCMDCLK_A5 F34 SMUREF_A AK9 SMUREF_A	SDQ_A33         AG34           SDQ_A34         AF32           SDQ_A34         AF32           SDQ_A35         AD32           SDQ_A35         AH31           SDQ_A37         AG33           SDQ_A37         AE34           SDQ_A38         AH31           SDQ_A37         AE34           SDQ_A38         AD34           SDQ_A39         AE34           SDQ_A39         AD34           SDQS_A5         V34	33     34       35     35       37     38       32     M_DQS_A<7	10 21			E
A	Lª IN		AN9 AL9 SMXRCOMPUOL SMVREF_B AA33 SMVRCOMP R34 SMVRCOMPUOH R33 SMVRCOMPUOL	SDQ_A44         AD31           SDQ_A45         U34           SDQ_A45         U34           SDQ_A45         U34           SDQ_A45         U34           SDQ_A45         U34           SDQ_A45         U33           SDQ_A47         U33           SDQ_A47         M32           SDQ_A47         M32           SDQ_A47         M32           SDQ_A45         K34           SDQ_A50         K34           SDQ_A50         K32           SDQ_A52         T31           SDQ_A53         P34           SDQ_A53         L34	44 44 45 45 45 47 48 M_DQS_A<7D>EL 8 48 48 50 52 52 52 53 55 55 55 55 55 55 55 55 55	18 21			A
	В	7	Б	SDQ_ASB SDQ_ASB SDQ_ASB SDQ_A6D SDQ_A6D SDQ_A61 J34 SDQ_A61 G34	<u>SE</u> <u>M_DATA_A&lt;53</u> ∅> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u> <u>SP</u>	SCHEMATI INTEL PAGE TIT 	(R) B4BP CHIPSET CUSTOMER LE: INTEL (R) B4BP CI PART 3 C PLATFORM APPS ENG. LAST REVI IB PRAIRIE CITY ROAD	HIPSET MCH REV:	


CB-TN B	7	Б	5	4	З	2	1
		AG31       TESTP46         AJ31       TESTP47         AD27       TESTP49         AE24       TESTP49         AK27       TESTP50         AG25       TESTP51         AG25       TESTP51         AG25       TESTP550         AG25       TESTP550         AG25       TESTP550         AG26       TESTP555         AG27       TESTP556         AG26       TESTP558         AG26       TESTP58         AG26       TESTP12         AG26       TESTP13         AL29       TESTP14         AC29       TESTP58         AE27       TESTP158         AE27       TESTP158         AE23       TESTP113         AL29       TESTP15         AL29       TESTP15         AC29       TESTP15	? B2B4BPREU=1.0TESTP12BAF154 OF 5TESTP4AG114 OF 5TESTP54A110TESTP55AL11TESTP56AL11TESTP57AL15TESTP57AL11TESTP57AL11TESTP57AL11TESTP57AG12TESTP70AK11TESTP71AG12TESTP72AG13TESTP73AL17TESTP74AL17TESTP75AL13TESTP75AL13TESTP75AL13TESTP75AL13TESTP75AL13TESTP75AL13TESTP76A114TESTP78A116TESTP79A118				
		W27 - TESTP63 W31 - TESTP61 W26 - TESTP61 AA25 - TESTP60 TESTP60 U26 - TESTP60	TESTP78 AJ16 TESTP78 AJ16 TESTP79 AJ18 TESTP130 AG21 TESTP6 AE21 TESTP6 AE21 TESTP80 AE19 TESTP82 AG23 TESTP83 AK23 TESTP83 AK23 TESTP84 AL19 TESTP86 AJ24 TESTP86 AJ24 TESTP87 AE22				
с		U25 TESTP42 T29 TESTP43 V25 TESTP44 W25 TESTP45 AK19 TESTP135 AF19 TESTP137 AG19 TESTP137 AG19 TESTP138 AE18 TESTP139 AE18 TESTP139	TESTP131 AH27 TESTP7 AJ28 TESTP7 AJ28 TESTP88 AK25 TESTP89 A627 TESTP90 A627 TESTP91 AF27 TESTP91 AF27 TESTP91 AJ25				
в		AG30 TESTP36 AF17 TESTP36 AF17 TESTP37 N26 TESTP37 N26 TESTP38 AJ30 TESTP38 AJ30 TESTP38 AJ30 TESTP38 AH29 TESTP38 AK15 TESTP34 AL15 TESTP34 N31 TESTP35 N30 TESTP35	TESTP132 A029 TESTP95 AF28 TESTP95 AF28 TESTP95 AC31 TESTP96 AC31 TESTP97 AC27 TESTP99 Y29 TESTP100 AE31 TESTP101 AB29 TESTP101 AB29 TESTP103 AA27 TESTP103 AA27 TESTP133 U30 TESTP133 U30 TESTP99 U31				
A			MCH TESTP104 TESTP105 U27 TESTP105 U27 TESTP106 TESTP109 U29 TESTP109 U29 TESTP109 U29 TESTP109 U29 TESTP109 U29 TESTP109 U29 TESTP109 U29 TESTP109 U29 TESTP109 U29 TESTP109 U29 TESTP109 U29 TESTP109 U29 TESTP109 U29 TESTP109 U29 TESTP109 U29 TESTP109 U29 TESTP109 T				
В	7	5	TESTP120 K30 TESTP121 H29 TESTP122 F32 TESTP123 G33 TESTP124 M25 TESTP125 J29 TESTP126 G32 TESTP127 G32	4	DRAWING 3		IPSET MCH REV:





	٥
	С
	ш
	A
E: BP CHIPSET CUSTOMER REFERENCE BOARD EL(R) 848P CHIPSET MCH PART 5 OF 5 ORM APP3 ENG. LAST REVISED: Thu Sep 04 10:25:57 2003 11 2 1	




2					1		
							٦
							С
							в
AD.3, AD.30, 24, AG25, AC AL 1, AL.32, A AR32, AR9, 3, G28, G31, 3, V30, V33, M25, M27, M	328,AG.32,A AM11,AM1.3 C10,C12,C G.35,H12,H V6,V8,V9,	96.   AM   1 4   1 4   W 1	85,A0 115,F ,C16 ,H16 7,W1	64,A0 AM17, C18 H18 B,W3	G8,AH1 AM19, C20, H2,H2,H 2,W4,	0,AH12 AM21 C22 20,H22 Y10	A
E: BP CHIPSET (R) 848 PART 1 PART 1 PART 1 PART 2 PART	P CHIPS	SE SED	тм :	ICH		REV: SHEET: 12	
_		1					













	CR-17 B	7	Б	5	4	З	2	1		
С										С
			THIS PAG	E INTENTI	ONALLY LE	FT BLANK				
В										В
Ð						SCHEMATIC TI				Ð
					DRAWING_	INTEL(R) E PAGE TITLE: INTEL PLAT	BABP CHIPSET CUSTOMER FORM APPS ENG. LAST REV IRIE CITY ROAD LIFORNIA RS528 THU Sep	ISED:	REV: SHEET: 17	




2	1		
			D
			С
			в
			A
E: IBP CHIPSET CUSTOMER	REFERENCE BOARD		
AGP SWING/		REV:	
ори арра емс. LAST REVIS те сіту роац — Тан Sep гормія 25522	SED: 04 10:26:11 2003	SHEET: 1B	
2	1		







2		1		
				٥
				С
				В
				Ð
SISTOR	TERM	REFERENCE BOARD INATION SED: 04 10: 25: 19 2003	REV: SHEET:	
FORNIA Q562Q	un teh	1	21	
-		<u> </u>		




	68-22 B	7	Б	5	4	З	2	1	
		1			1	1	1		
D									D
С									С
		ΤH	IS PAGE	INTENT	IONALLY	LEFT B	LANK		
в									в
									_
A									A
						SCHEMATIC			
						PAGE TITL		REV	
	В	7	Б	5	4	1999	PLATFORM APPS ENG. PRAIRIE CITY ROAD , CALIFORNIA 25522	15EU: 5HEE 23	


THIS PAGE INTENTIONALLY LEFT BLANK	1	<u> </u>	1						2			<u> </u>		з					4			5		<u> </u>	Б		7		в		
																														24	
					<	١K	ЧNн	_Aì	BL	Ē	- T	.E.F	ĿE	Ý	LY	ЭШ	NF	IC	NT	ΤE	IN	E	°AG[	λF	HIS	ΤI					C
																															В
SCHEMATIC TITLE: INTEL(R) B4BP CHIPSET CUSTOMER REFERENCE		NCE BOARD	ENCE BOF	RENCE	REFEREI	IER REFE	ISTOMER F		1IPSET -		R) B4BP	NTEL(R)	INT																		A
B 7 5 4 3 2	SHE	1			;ED:	IVISED:	T REVIS	d	45628	ONNIA 82	PLATFORM PRAIRIE		INTEL	-		1		4							5		 		P		

Г	CR- 25	В	7	Б	5	4	З	2	1		_
											۵
											<b></b>
С											С
			THI	IS PAGE	INTENT	IONALLY	LEFT B	BLANK			
	1										
в											в
	1									-	
A											A
								C TITLE: <u>(R) B4BP CHIPSET CUST</u> LE:	OMER REFERENCE BOARD	REV:	
							INTEL folse	PLATFORM APPS ENG. LAST BE PRAIRIE CITY ROAD ON, CALIFORNIA B5538	REVISED:	SHEET: 25	
		В	7	Б	5	4	З	2	1		


_			_	_		-	-	1	
	CR-26 B	7	Б	5	4	З	2	1	]
									D
C			THIS F	AGE INT	ENTIONF	ALLY LEF	T BLANH	<	c
E									в
A									A
	В	7	Б	5	4	PAGE TITL	R) B4BP CHIPSET CUSTOMER		REV: BHEET: 25





-		1					
	CR-28 B	7	Б	5	4	З	
		Second State of the state of th	59       A20 GATE         50       H-A20M*         50       H-A20M*         50       H-SD*         50       H-SD*         50       H-INIR         51       H-INIR         52       H-INIR         53       H-INIR         54       H-INIR         55       H-INIR         57       H-ADR-TXP0         57       H-ADR-TXN0         57       H-ADR-TXN0         57       H-ADR-TXN0         57       H-ADR-TXN1         57       H-ADR-TXN1         57       H-ADR-TXN1         57       H-ADR-TXN1         57       H-ADR-RXN1         57       H-ADR-RXN1         57       H-ADR-RXN1         57       H-ADR-RXN1         57       H-ADR-RXN1         57	$\begin{array}{c c}  & 4 & OF & 5 & U9F \\  & REV=1.0 & ICH \\ \hline & 122 & A20 GATE \\ \hline & 222 & A20 GATE \\ \hline & 222 & A20 M* & ICH \\ \hline & 1224 & C & CPUSLP* & SMB \\ \hline & 1224 & C & CPUSLP* & ICH \\ \hline & 1224 & C & CPUSLP* & ICH \\ \hline & 1224 & C & CPUSLP* & ICH \\ \hline & 1224 & C & CPUSLP* & ICH \\ \hline & 1224 & C & CPUSLP* & ICH \\ \hline & 1224 & C & CPUSLP* & ICH \\ \hline & 1224 & C & STPCLK* & ICH \\ \hline & 1224 & C & STPCLK* & ICH \\ \hline & 1224 & C & STPCLK* & ICH \\ \hline & 1224 & C & CPSLP* & ICH \\ \hline & 1224 & C & CPSLP* & ICH \\ \hline & 1224 & C & CPSLP* & ICH \\ \hline & 1224 & C & DPSLP* & ICH \\ \hline & 1224 & C & DPSLP* & ICH \\ \hline & 1224 & C & DPSLP* & ICH \\ \hline & 1224 & C & DPSLP* & ICH \\ \hline & 1224 & C & DPSLP* & ICH \\ \hline & 1224 & C & DPSLP* & ICH \\ \hline & 1224 & C & DPSLP* & ICH \\ \hline & 1224 & C & DPSLP* & ICH \\ \hline & 1224 & C & DPSLP* & ICH \\ \hline & 1224 & C & DPSLP* & ICH \\ \hline & 1224 & C & DPSLP* & ICH \\ \hline & 1224 & C & DPSLP* & ICH \\ \hline & 1224 & C & DPSLP* & ICH \\ \hline & 1224 & C & DPSLP* & ICH \\ \hline & 1224 & C & DPSLP* & ICH \\ \hline & 1224 & C & DPSLP* & ICH \\ \hline & 1224 & C & DPSLP* & ICH \\ \hline & 124 & C & CLK100P & ICH \\ \hline & 124 & CLR01* & CPI \\ \hline & 124 & CLR01* & CPI \\ \hline & 124 & CLR00* & CPI \\ \hline & 124 & CLR0$	Image: system in the	CH_GPI5_PU       IN       31       31         GPI8       31       31         IMB_ALERT_PU       N       43         IMB_ALERT_PU       N       31         ID_PMEX       N       59         20       10_PMEX       N         21       10_PMEX       N         22       23       10         23       10       10         24       1       10         25       1       10         20       2       29         21       29       29         22       23       14         10_DISABLE       10       29         21       20       29         21       20       29         21       20       21         22       23       38       39<40         31       2       38       39<40         31       2       31       57         31       31       57       31         31       51       51       51         31       55       59       31         31       10       10       10         <	43 50 55 43 50 55 43 50 55 H 50 55
A	Β	50 IN ICH_RSMRST			IC	PAGE TITI	(R) B4BF
	в	ŕ			4	5	




C LAN_RST* L	USB_BE USB_BE USB_BE USB_BE USB_BE USB_BE USB_BE USB_BE USB_F USB_FRONT USB_FRONT USB_FRONT USB_FRONT USB_FRONT USB_FRONT USB_FRONT USB_BE USB_BE USB_BE USB_BE USB_BE USB_FRONT
C C C C C C C C C C C C C C	USB_B USB_B USB_B USB_B USB_B USB_B USB_FRONT USB_FRONT USB_FRONT USB_FRONT USB_FRONT USB_FRONT USB_FRONT USB_FRONT USB_FRONT USB_FRONT USB_OC_BACK USB_OC_BACK USB_OC_FRON USB_OC_FRON CAD N 3_RBIAS
$B = \begin{bmatrix} 31 & \text{EI} & \text{EI} & \text{EI} \\ 50 & 48 & 42 \end{bmatrix} \begin{bmatrix} -31 & \text{EI} & \text{EI} & \text{EI} \\ -50 & 48 & 42 \end{bmatrix} \begin{bmatrix} -31 & \text{EI} & \text{EI} & \text{EI} \\ -50 & 48 & 42 \end{bmatrix} \begin{bmatrix} -31 & \text{EI} & \text{EI} & \text{EI} \\ -50 & 48 & 42 \end{bmatrix} \begin{bmatrix} -31 & \text{EI} & \text{EI} & \text{EI} \\ -50 & 48 & 42 \end{bmatrix} \begin{bmatrix} -31 & \text{EI} & \text{EI} & \text{EI} \\ -50 & 48 & 42 \end{bmatrix} \begin{bmatrix} -31 & \text{EI} & \text{EI} & \text{EI} \\ -50 & 48 & 42 \end{bmatrix} \begin{bmatrix} -31 & \text{EI} & \text{EI} & \text{EI} \\ -50 & 11 & \text{EI} & \text{EI} & \text{EI} \end{bmatrix} \begin{bmatrix} -31 & \text{EI} & \text{EI} & \text{EI} \\ -50 & 11 & \text{EI} & \text{EI} & \text{EI} \end{bmatrix} \begin{bmatrix} -31 & \text{EI} & \text{EI} & \text{EI} \\ -50 & 11 & \text{EI} & \text{EI} & \text{EI} \end{bmatrix} \begin{bmatrix} -31 & \text{EI} & \text{EI} & \text{EI} \\ -50 & 11 & \text{EI} & \text{EI} & \text{EI} \end{bmatrix} \begin{bmatrix} -31 & \text{EI} & \text{EI} & \text{EI} \\ -50 & 11 & \text{EI} & \text{EI} & \text{EI} \end{bmatrix} \begin{bmatrix} -31 & \text{EI} & \text{EI} & \text{EI} \\ -50 & 11 & \text{EI} & \text{EI} \end{bmatrix} \begin{bmatrix} -31 & \text{EI} & \text{EI} & \text{EI} \\ -50 & 11 & \text{EI} & \text{EI} \end{bmatrix} \begin{bmatrix} -31 & \text{EI} & \text{EI} & \text{EI} \\ -50 & 11 & \text{EI} & \text{EI} \end{bmatrix} \begin{bmatrix} -31 & \text{EI} & \text{EI} & \text{EI} \\ -50 & 11 & \text{EI} & \text{EI} \end{bmatrix} \begin{bmatrix} -31 & \text{EI} & \text{EI} & \text{EI} \\ -50 & 11 & \text{EI} & \text{EI} \end{bmatrix} \begin{bmatrix} -31 & \text{EI} & \text{EI} & \text{EI} \\ -50 & 11 & \text{EI} & \text{EI} \end{bmatrix} \begin{bmatrix} -31 & \text{EI} & \text{EI} & \text{EI} \\ -50 & 11 & \text{EI} & \text{EI} \end{bmatrix} \begin{bmatrix} -31 & \text{EI} & \text{EI} & \text{EI} \\ -50 & 11 & \text{EI} & \text{EI} \end{bmatrix} \end{bmatrix} \begin{bmatrix} -31 & \text{EI} & \text{EI} \\ -50 & 11 & \text{EI} & \text{EI} \end{bmatrix} \end{bmatrix} \begin{bmatrix} -31 & \text{EI} & \text{EI} \\ -50 & 11 & \text{EI} & \text{EI} \end{bmatrix} \end{bmatrix} \begin{bmatrix} -31 & \text{EI} & \text{EI} \\ -50 & 11 & \text{EI} & \text{EI} \end{bmatrix} \end{bmatrix} \begin{bmatrix} -31 & \text{EI} & \text{EI} \\ -50 & 11 & \text{EI} & \text{EI} \end{bmatrix} \end{bmatrix} \end{bmatrix} \begin{bmatrix} -31 & \text{EI} & \text{EI} \\ -50 & 11 & \text{EI} & \text{EI} \end{bmatrix} \end{bmatrix} \end{bmatrix} \begin{bmatrix} -31 & \text{EI} & \text{EI} \\ -50 & 11 & \text{EI} & \text{EI} \end{bmatrix} \end{bmatrix} \end{bmatrix} \end{bmatrix} \begin{bmatrix} -31 & \text{EI} & \text{EI} \\ -50 & 11 & \text{EI} & \text{EI} \end{bmatrix} \end{bmatrix} \end{bmatrix} \end{bmatrix} \begin{bmatrix} -31 & \text{EI} & \text{EI} \\ -50 & 11 & \text{EI} \end{bmatrix} \end{bmatrix} \end{bmatrix} \end{bmatrix} \begin{bmatrix} -31 & \text{EI} & \text{EI} \\ -50 & 11 & \text{EI} \end{bmatrix} \end{bmatrix} \end{bmatrix} \end{bmatrix} \begin{bmatrix} -31 & \text{EI} & \text{EI} \\ -50 & 11 & \text{EI} \end{bmatrix} \end{bmatrix} \end{bmatrix} \end{bmatrix} \begin{bmatrix} -31 & \text{EI} & \text{EI} \\ -50 & 11 & \text{EI} \end{bmatrix} \end{bmatrix} \end{bmatrix} \end{bmatrix} \end{bmatrix} \end{bmatrix} \begin{bmatrix} -31 & \text{EI} & \text{EI} \\ -50 & 11 & \text{EI} \end{bmatrix} \end{bmatrix} \end{bmatrix} \end{bmatrix} \end{bmatrix} \begin{bmatrix} -31 & \text{EI} & \text{EI} \\ -50 & 11 & \text{EI} \end{bmatrix} \end{bmatrix} \end{bmatrix} \end{bmatrix} \end{bmatrix} \begin{bmatrix} -31 & \text{EI} & \text{EI} \\ -50 & 11 & \text{EI} \end{bmatrix} \end{bmatrix} \end{bmatrix} \end{bmatrix} \end{bmatrix} \begin{bmatrix} -31 & \text{EI} & \text{EI} \\ -50 & 11 & \text{EI} \end{bmatrix} \end{bmatrix} \end{bmatrix} \end{bmatrix} \end{bmatrix} \begin{bmatrix} -31 & \text{EI} & \text{EI} \\ -50 & 11 & \text{EI} \end{bmatrix} \end{bmatrix} \end{bmatrix} \end{bmatrix} \end{bmatrix} \end{bmatrix} \begin{bmatrix} -31 & \text{EI} & \text{EI} \\ -50 & 11 & \text{EI} \end{bmatrix} \end{bmatrix} \end{bmatrix} \end{bmatrix} \end{bmatrix} \end{bmatrix} \begin{bmatrix} -3$	
	CHEMATIC TITLI INTEL(R) B4 AGE TITLE: I NTEL PLATFO










	ся-32 <sup>В</sup>	7	Б	5	4	·	З	
[								
		ı——————						
			ERTIES FOR STU Stuffing optio	FFING ORTIONS:	BOM=CNF	.LINK_LAN		
			SIULLING OFIIO	N FOR LENTUP 3				
				TO CNR				
					)		г	
				ICHLAN_TXD0_CNE				
			<u>33</u> VVV52063W _RP8F6SMEMPTY					
			-2-007 за смрту RP8F5 зм смрту RP8F5 	ICH_LAN_TXD2_CNF				
			WEDNX2" * EE	ICH_LAN_RXDØ_CNR				
			2RP8F57 51 EMPTY 33 52 0534 SM EMPTY RP8F6 23 52 0534	ICH_LAN_RXD1_CNF	<sup>2</sup> <b>(INC</b> <sup>42</sup>			
:				ICH_LAN_RXD2_CNR	<b>CIN</b> <sup>42</sup>			· r
				ICH_LAN_RST_CNR	<b>0<u>0</u>1)</b> 42			
			SM ЕМРТҮ RP8F5 	ICH_LAN_CLK_CNR				
			SM EMPTY					
	FROM ICH5		ERTIES FOR STUF				_	
					KINNERETH-R)	FROM IC	н5	
	29 CIN ICH_LAN_TXD0		- <u>-</u>	ICH_LAN_TXD0_KIN		<sup>29</sup> IID ICH_EE	<u>_cs_</u>	
в	29 CIN ICH_LAN_TXD:	••!!!!!	<u>33</u> sm IC RP8F.3 <u>4</u> <u>3</u> RP8F4 sm IC <u>3</u> 	ICH_LAN_TXD1_KIN				
	29 TIN ICH_LAN_TX.D2	──!!!!	<u>зу 5, 253</u> зз 5, 253 sm IC _ RP8F4_	<u>ICH_LAN_TXD2_KIN</u>		<sup>29</sup> <b>EIN</b> ICH_EE		-+
	29 COT_ICH_LAN_RXDQ	╝ <b>╸</b> ╚╴ <b>╴●</b> ┆╎╷╎╴╴╴╴╴╴╴	<u></u>	<u> </u>				
	29 <b>([]] <sup></sup>AN_</b> RXD	<u>1_</u> R	33 V V5× 053W 37 V 5× 053W 37 V 5× 053W 38 IC RP8F4 58 IC RP8F4 2 0 0 7	ICH_LAN_RXD1_KIN	<sup>1</sup> <b>(IN)</b> <sup>43</sup>			<b>,</b>
	29 <b>@UT_</b> ICH_LAN_RX.D2			ICH_LAN_RXD2_KIN	<u>{in</u> 43	<sup>29</sup> <b>EIND</b> ICH_EE.	<u>_CLK_R</u>	▲
	29 <b>[IN]</b> ICH_LAN_RST.	<u>_R</u>	_4∕√√_ <u>5</u> ∋э ∕√√_5½ ∅БЭ₩	ICH_LAN_RST_KIN	<u>001</u> 43			•
	29 CII ICH_LAN_CLK.	<u>-R</u>	sm IC RP8F.3 <u>1</u> зэ зм IC sm IC	ICH_LAN_CLK_KIN	<b>CIN</b> 43			
			SM IC					
Э I								
							SCHEMATI	
							PAGE TIT	<u>(R)</u> 84
						<u>DRAWING</u>		PLATFO DD PRAIDI On, Calif
L_	В	7	Б	5	4	 !	3	
		L		L	L			











1		-	-	-	-	4	-	
1		CR-35 B	7	Б	5	4	З	
					USB	SWITCH		
	с		<sup>29</sup> IN	USB OPT	ION FOR		USB_FRONT 1 DD 37	
			29 <b>IN</b>	USB_FRONT1_CNR*	<u>1 R9F8 2</u> 0 1А 503 ЕМРТҮ 1 R9F5 2 503 СН		USB_CNR DUT 42	
	B				<u>1 R9F4 2</u> 1А Б03 ЕМРТҮ		USB_CNR* OUT 42	
	A							
		В	7	Б	5	_DRAWI NG	PAGE TI	_(R) B4E


















<b></b>	B	7	5		5	4	З	l	
	CR-41 D					·			
	SPARE SE	ECTIONS							PC
		RPBC2					40 39 38 27 OU	D	<u>₹R</u> #
a	<u>TP_RP6F2_4</u>	n rvVVVev neau	<u>RP6F2_5</u>				40 39 3B 27 🕥	P_DEV	<u>JSEL×</u>
	<u>TP_RP6D2_4</u>		<u>_RP6D2_5</u>				40 39 38 27 OII		٦Үж
	L						40 39 3B 27 OL	T P_PLC	<u>)CK</u> #2.
							40 39 38 27 <b>(</b> )	<u> Р_РЕ</u>	<u>RR</u> *
С									
							40 39 38 27 OU	T <u>P_FR</u>	<u>IME</u> #
						VCCB	40 39 3B 27 OU		
		3B 2716	OUT P_INTA*		5 RP9Bi 4 BBi 3 B- 2K 5× 053W MEX DE 2W	4	40 39 3B 27 OL	D_P_STO	<u>)Pж</u>
		<del>38</del> 2716	CUT P_INT B*	6 RP! B. 2KV	B-2K 5x 053W B-2K 5x 053W B-2K 5x 053W IC 8 RP951 IC 8 FP951	•			
			P_INTC*	5M 7 RP!	V 5x 053W         RP9Bi           IC         B           BL         B-2K           SM         IC	•			
				B. 2K SM	V√ <u>5×</u> 053₩	•			
В		4340 3927 40 3927		1 RP.	$ \begin{array}{c}                                     $	••			
		40 39 27	OUT PLINTG*			•			
		40 39 27	QUI P_INTH*	4 В_ 2К 	281 5 8-287 √5×2653₩ √5×2653₩ IC 5×2653₩ IC	]	40 39 38 27 🚫	JTP_RE	Q<4.0
							27 💽	JTP_RE	<u>QАж</u>
							27 🚺	<u>RE</u>	<u>Q5*</u>
A									
							12	CHEMATIC	TTT, C.
								INTEL(F	R) B4BP
							א זוין פפה		
								1988	PLATFORM ( PRAIRIE C , Caliform
	В	7	5		5	4	З		














2			1		
					C
					B
					A
E: BP CHIPSET CUST 552EZ(EX)(ET)				R	EU:
NN PPPS ENG. LAST	REVISE	ED:	26:56 2	SHE	ЕТ: 44
2			<u>1</u>		



















2	1		7
<sup>διοjeck</sup> TRU ζ[] LINE			
INEQUI_SENSE_DD			с.
			в
			θ
E: BP CHIPSET CUSTOMER CUE LINE ( NRM APPS ENG. LAST REVIS TORNIA 25528 Thu Sep 2	JUT	REV: SHEET: 003 51	







2	1	
<u>R_R_C out</u> ₅⇒		
<u>R_L_C </u> 53		٥
53 <u>53</u> 53		
91_4.3_ <b>5</b> 0 <b>7</b> 53		
		С
		в
		A
BP CHIPSET CUSTOMER	REV:	
	IANNEL HEADER Ised: sheet:	
	5 04 10:27:.33 2003 53	
2	1	


	CR-54 B	7	5	5	4	З	
Б		LINE OUT Ack sensin 51 <mark>IN <sup>Aud_B9</sup>-li</mark>				PUD_CODEC_1	
			•	1 R9A2.32 2.2K 2.02 CH	 	UD_CODEC_4	
с					<u>-</u>	JD_CODEC_45000 4B	
E		HEADPHONE Jack Sensi	NG	STUFF FOR ADI 1 R9A182 2.2K 5× 402 EMPTY 1 R9A172 1 R9A172 2.2K 5× 402 CH		UD_CODEC_15000 4B53	
				1 R8A8 2 2.2K 52 402 EMPTY		UD_CODEC_4 <mark>€UT</mark> > 4B	
	B	7	Б	5	<u>DRAWING</u>	INTE PAGE TI INTEL	IC TITLE: I_(R) B4BP TLE: PLATFORM RAG PRAIRIE SOM, CALIFOR


2	<u>1</u>	1
		ם
		С
		в
		_
		A
: 3P CHIPSET CUSTOMER R		
	K SENSING	
RN APPS ENG. LAST REVIS		
ORNIA 25522 INU SED K	יא וטיבוי.54 בטט. 	
2	1	







	_						<u></u>	
		CR-57 B	7	Б	5	4	з	
	1	2		7	TXP 2 S GND TXN 3 S GND RXN 5 S GND RXP 5 S	ATAHDR_TXNE IN 28 ATAHDR_RXNE OUT 28		
SCHEMATIC TITLE: INTEL (R) B4BP PAGE TITLE: PAGE TITLE: INTEL PLATFORM LABBE PRATRIE FOLSOM, CALIFOR		3		7	TXP 2 S GND TXN 3 S GND RXN 5 S GND RXP 5 S	ATAHDR_TXN1 IN 28 ATAHDR_RXN1 OUT 28		
DRAWING LEAR PRATRIE Folson, Califor		<u> </u>					INTEL	R) B4BP (
B 7 5 4 3				T	Γ	1	RAWING LEAR FOLSON	PLATFORM A PRAIRIE C , Californ
	L	В	7	Б	5	4	З	













ŗ	В				L		A.	i a	!
	СR-Б1 В		5		5		л 	3	
				VCC					
				4					
_					<b>A</b>		_		
D			·		<u> </u>				
					1	1			
				ച്ച		-jeaja			
			PLACE NE FDD CON		- - - - - - - - - - - - - -	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2			
			FDD CON	NI.	2 603				
					· · · · · · · · · · · · · · · · · · ·	-			
						1J.3	\R3J1 \1⊀ \5% \603		
				<52 < Cπ	<52 < CH		<52 { Cπ		
				2 503	2 50	a 2	503	J4J1	
			l	!	-++		+ ,	2X.17HOR_ 3_ 5	
			59 CINY PALEDD DRVDENO				+	1 P1 2 P2 KEY	
							<u>7.P.3015 4</u>	4P4 KEY	
С			59 TIND PALEDD DRVDEN1					Р РБ	
			59 🚜 PALEDDLINDEX*				<b>T</b> ‡	7 P7 8 P8	
			59 IN PALEDD_MIRO*				<b>9</b> 1	2 PLQ 2 PLQ	
							1P_3025	2, PL2   2, PL2	
			59 (IN) PALFOD DSO*					2 P12 4 P14	
								2 PIS A PI6	
			59 [IN] PA_FDD_DIR*				17 17	7 P17 8 P18	
			SPERSE PA FIG STEPS				<b></b> 1;	9 PIQ 0 P2Q	
			59 FREE PALFDD_WDATA*				<b>•</b> 34	1 P2L 2 P22	
			59 [IN] PA_FDD_WGATE*					3 P22 4 P24	
			59 OTT PALFDD TRKOK		<b>_</b>			5 P25	
в			ALL COLERA PA ENA METERIX		-		27 26		
τ,			59 (011) PA.FDD.RDATA* 59 (11) PA.FDD.HDSEL* 59 (11) PA.FDD.DSKCHG*		••••				
						•••••		9 P20 1 P21 2 P29	
								E P20 9 P22 4 P24	
ł						(		⁴[ ₽₽₄] HDR	
								Fillik	
							÷		
Α									
									SCHEMATIC TITLE
									INTEL(R) B4BF PAGE TITLE:
									PAGE (1) (LE
								DRAWING	INTEL PLATFORM LQQQ PRAIRIE
									FOLSON, CALIFO
	В	7	Б		5		А	З	3
		_!				i			i

				q
2		1		с в
				С
				в
			2	-
				A
BP CHIPSET CU				
LOPPY	CONN	NECTO	)	
RN APPS ENG. 1-AS			SHEET:	
LE CITY ROAD	'nυ Sep 04	10:27:50	200.3 <u>61</u>	
CE CITY ROAD	'nυ Sep 04	10:27:50 : <u>1</u>	200.3 <u>61</u>	A












<b></b>							
	CR-55 B	7	5	5	4	З	
с г			NO RE EOOT O	$\frac{1}{2} \frac{1}{2} \frac{1}$	UCC UCC UCC UCC UCC UCC UCC UCC	NO.222	
A							С ТІТІЕ (R: В4В LE: Р.атған а риатит и. салаға
L	В	7	5	5	4	З	
·		•		ı	1	•	


2		1
		D
		c
		в
		A
e: <u>BP CHIPSET CUSTOM</u> SPEAK		DARD
DAM PARA ENG. LAST RE IE CITY NOPA THU S FORMIP REEPA THU S	EVISED: Sep 04 10:28:	SHEET: 03 2003 66
12		1







2	1	
Ľ	L	
N FAN <et,< td=""><td></td><td></td></et,<>		
<u>0UT)</u> 5965		
		C
	, 5965	в
RONT_FAN_TAC		A
e: <u>BP CHIPSET CUSTOMER</u> FAN CONT	REV:	
RM APPS ENG. LAST REVI IE CITY ROAD FORNIA REE22	SED: SHEET: p 04 10:28:08 200.3 68	
2	1	







DR-71         B         7         5         4         3         2           P         PB         MOUNTING         HOLES         JIGI         <	
PB MOUNTING HOLES JIGI J9GI MTG_HOLE MTG_HOLE MC9_9 GND=1, 2, 3, 4, 5, 5, 7, 8 GND=1, 2, 3, 4, 5, 5, 7, 8	
PB MOUNTING HOLES JIGI J9GI MTG_HOLE MTG_HOLE MC9_9 GND=1, 2, 3, 4, 5, 5, 7, 8 GND=1, 2, 3, 4, 5, 5, 7, 8	
PB MOUNTING HOLES JIGI J9GI MTG_HOLE MTG_HOLE MC9_9 GND=1,2,3,4,5,5,7,8 GND=1,2,3,4,5,6,7,8	
PB MOUNTING HOLES JIGI J9GI MTG_HOLE MTG_HOLE MC9_9 GND=1,2,3,4,5,5,7,8 GND=1,2,3,4,5,6,7,8	
PB MOUNTING HOLES JIGI J9GI MTG_HOLE MTG_HOLE MC9_9 NC9_9 GND=1,2,3,4,5,5,7,8 GND=1,2,3,4,5,6,7,8	
PB MOUNTING HOLES JIGI J9GI MTG_HOLE MTG_HOLE NC9-9 NC9-9 GND=1, 2, 3, 4, 5, 5, 7, 8 GND=1, 2, 3, 4, 5, 5, 7, 8	
J1G1 J9G1 MTG_HOLE MTG_HOLE NC9_9 NC9_9 EMPTY GND=1, 2, 3, 4, 5, 5, 7, 8 GND=1, 2, 3, 4, 5, 5, 7, 8	
EMPTY GND=1, 2, 3, 4, 5, 5, 7, 8 GND=1, 2, 3, 4, 5, 5, 7, 8	
EMPTY GND=1, 2, 3, 4, 5, 5, 7, 8 GND=1, 2, 3, 4, 5, 5, 7, 8	
EMPTY GND=1,2,3,4,5,6,7,8 GND=1,2,3,4,5,6,7,8	
	C
J1B1 J7A1 MTG_HOLE MTG_HOLE NC9_9 NC9_9	
EMPTY GND=1,2,3,4,5,6,7,8 GND=1,2,3,4,5,6,7,8	
J1J1 JBA1 MTG_HOLE MTG_HOLE	
EMPTY GND=1,2,3,4,5,6,7,8 GND=1,2,3,4,5,6,7,8	
в	в
A	A
SCHEMATIC TITLE:	
PAGE TITLE: PBGE TITLE: PB MOUNTING	
DRAWING INTEL PLATFORM APPS ENG. LAST RE LERE PRAIRIE CITY ROAD FOLSON, CALIFORNIA ESSZE TALL	EVISED: SHEET: Sep 04 10:28:17 200.3 <sup>71</sup>














2		<u>1</u>		ļ
				c
				ם
				~
				С
				в
				A
		<b></b>		
CHIPSET CUSTOMER	REFERENCE	BOARD	REV:	
. BU STAND	BY			
			L	
APPA ENG. LAST REVI ITY ROAD THU Sep	SED:		SHEET: 10.3 75	



















r					1					
	_	CR-I	вз В	7	Б	5	4	Э		
			VID JUMPER	R RESISTORS		P	ASSIVE BLEED CIRCL	JIT		
			1     1 	NID_ISOLATE< NIDZ A H M M M M M M M M M M M M M M M M M M						
-				ID_ISOLATE< 1/IN 5 21C5 A H <sup>23</sup> H_VID<12000 65 79				225W EMPTY 25W SM 5 SM 5 SSIVE_BLEED_PATH		
	С			VID_ISOLATE< 2 IN 5 R1C9 1A 2H 5B3 H_VID< 2> DUT 65 79				01924-001		
-				AUD_ISOLATE< R1C15 AA CH SD3 H_VID< 3>OUT 6579 ALVID_ISOLATE< R1C12 AA CH SD3 H_UD14		L				
	B			H_VID<4>DUT 55 79 H_VID<4>DUT 55 79 1_VID_ISOLATE< TIN 5 R1C20 1A H_VID<5>DUT 55 79 H_VID<579				WER RAIL		DIVAL
										R6B1A REEN ED
	A									
							<u>DRAWI N</u>	-	INTEL F	D B4E
					T					PRAIRI
			В	7	5	5	4	З		





2	1	
		C
		в
<u>.</u>		Ĥ
<u>BP CHIPSET CUS</u>	TOMER REFERENCE BOAR	B REV:
RN APPS ENG. LAST	IDE CAPS	SHEET:
E CITY ROAD TH	10 Sep 04 10:28:48	200.384
2	1	

Г		B B	7	Б	5	4	З	
	г	CR-B5 B	ŕ	В	2	4	5	
	D							
	c		R4	C12 I I IK IK S03 CH CH CH CH CH CH CH CH CH CH				
	B			×1 THRMSTR 2 THRMSTR 2 C4C7 THRMSTR 2 C4C7 2 C4C7 2 2 2 2 403 2 403 2 403 2 403 403 403 403 403 403 403 403	1 R4D2 2			
	A						I	MATIC TITLE: INTEL(R) B4BP TITLE:
								V
	L	В	7	6	5	4	З	
L			1	1		1		

2	1	
		٥
		С
		В
·LE;		A
VR THERMAL	CIRCUITRY REV:	
FORM APPS ENG. LAST REVI TRIE CITY ROAD IFORNIA 25522	SED: SHEET: 0 04 10:28:50 200.3 <sub>85</sub>	
2	1	

